


CMOS 5GHz WLAN 802.11ac KFelo WTH PA, LNA AND SPDT



FX8051L i a highy integrated, single-chip, single-die RFeIC (RF Front-end Integrated Circuit) which incorporates key RF functionality needed for IEEE 802. Analysis of the RFX8051B mecture integrates a high-efficiency high-linearity power amplifier (PA), a low ise amplifier (LNA) with bypass, the associated matching network, LO rejection, and harmonic filters all in a CMOS single-chip device.

RFX8051B has simple and low-voltage CMOS control logic, and requires minimal external components. A directional coupler based power detect circuit is also integrated for accurate monitoring of output power from the PA.

RFX8051B is assembled in an ultra-compact low-profile 3.0x3.0x0.55 mm 16-lead QFN package, and is the ideal RF front-end solution for implementing 5GHz WLAN in smartphones and other platforms.

Applications

- 802.11n/ac Wi-Fi Devices
- Tablets / MIDs
- Wi-Fi Media Gateways
- Consumer Electronics
- Notebook / Netbook / Ultrabook
- Access Points / Routers
- Set Top Boxes / Wireless IPTVs
- Other 5GHz ISM Platforms

FEATURES

- 5GHz WLAN Single Chip, Single-Die RF Front-End IC
- High Transmit Signal Linearity Meeting 802.11ac
- Separate TX, RX Transceiver Ports, Single Antenna Port
- 5GHz Power Amplifier with Low-Pass Harmonic Filter
- Low Noise Amplifier with Bypass Mode
- Transmit/Receive Switch Circuitry
- Integrated Power Detector for Transmit Power Monitor and Control
- Low Voltage CMOS Control Logic
- Low DC Power Consumption


- Excellent ESD Protection on All Pins
- RF Ports are free of DC Voltage
- All VDD Bias Pins have Internal RF Decoupling
- Low Noise Figure for the Receive Chain
- High Power Capability for Received Signals in **Bypass Mode**
- Full On-chip Matching Circuitry
- Minimal External Components Required
- 50-Ohm Input / Output Matching
- Market Proven CMOS Technology
- 3mm x 3mm x 0.55mm Small Outline 16L QFN Package with Exposed Ground Pad
- RoHS and REACH Compliant



PIN ASSIGNMENTS:

Pin Number	Pin Name	Der cription			
1, 3, 9, 11	NC	Internally Not Connected – Can be connected to GND on PCB			
2	RX	Output RF Port from LNA or Bypass – DC Shorted to GND			
4, 10	VDD	DC Supply Voltage			
5	DET	Output Arralog Voltage Proportional to the TX Antenna Power			
6	TXEN	CMOS Logic Input to Control TX Enable			
7, 12, 14, 17	GND	Ground – Must Be Connected to GND on the PCB			
8	TX	Input RF Port for TX Signals from the Transceiver – DC Shorted to GND			
13	ANT	Antenna Port RF Signal from the PA or RF Signal Applied to the LNA – DC Shorted to GND			
15	RXEN	CMOS Logic Input to Control RX Enable			
16	LEN	CMOS Logic Input to Control LNA Enable or Bypass Mode			

PIN-OUT DIAGRAM:





ABSOLUTE MAXIMUM RATINGS:

Parameters	Units	Min	Лах	Conditions
DC VDD Voltage Supply	V	0	3.9	All VDD Pins
DC Control Pin Voltage	V	0	180	All Control Pins
DC VDD Current Consumption	mA	/;	400	Through VDD Pins when TX is "ON"
TX RF Input Power	dPin	ري	-	
ANT RF Input Power	dBm	હ	+20	Bypass Mode
ANT RF Input Power	dBn		+5	RX Mode
Junction Temperature			150	
Storage Ambient Temperature	°C	-40	+150	Appropriate care required according to JEDEC Standards
Operating Ambient Temperature	°C	-40	+85	
Moisture Sensitivity				MSL1

Note: Sustained operation at or above the Absolute Maximum Ratings for any one or combinations of the above parameters may result in permanent damage to the device and is not recommended.

All Maximum RF Input Power Ratings assume 50-Ohm terminal impedance.

NOMINAL OPERATING CONDITIONS:

Parameters	Units	Min	Тур	Max	Conditions
DC VDD Voltage Supply (Note 1)	V	3.0	3.3	3.6	All VDD Pins
Control Voltage "High" (Note 2)	V	1.2		3.3	
Control Voltage "Low"	V	0		0.3	
DC Control Pin Current Consumption	μA		1		
DC Shutdown Current	μA		3		
PA Turn On/Off Time	µsec		0.4		
LNA Turn On/Off Time	µsec		0.4		
Shut-Down and "ON" State Switching Time	µsec		0.4		
RF Port Impedance	ohms		50		TX, RX, ANT – VDD Applied
θja (<i>Note3</i>)	°C/W		46		
θјс	°C/W		19		

Note 1: For normal operation of the RFX8051B, VDD must be continuously applied to all VDD supply pins. Note 2: If control voltage can exceed 1.8V, a $10K\Omega$ series resistor is recommended for the application circuit on each control line.



Note 3: For operation above +85 °C, use the θ ja as guidance for system design to assure the junction temperature will not exceed the maximum of +150 °C.

TRANSMIT PATH CHARACTERISTICS (VD5 3V; T= 25°C)

Parameters	U .its	05	Ту	Max	Conditions
Operating Frequency Band	GHz	5.15		5.85	
Linear Output Power for 802.11ac	a s m	F16	+16.5		EVM<1.8% MCS9 80MHz
Linear Output Power for 802.11n	dBm	+17	+17.5		EVM<3% MCS7 40MHz
Linear Output Power for 802.11a	dBm	+17.5	+18		EVM<3%, 64QAM 20MHz
Mask Compliance for 802.11n	dBm	+19.5	+20.5		EVM<3% MCS0 40MHz
Small-Signal Power Gain (Pin = -20dBm)	dB	26	27		Between TX and ANT pins
Power Gain Flatness	dB	-1		+1	Between TX and ANT pins 5.18GHz – 5.85GHz
Output P _{1dB}	dBm		+24		Between TX and ANT pins
TX Quiescent Current	mA		150		No RF Signal Applied
TX Linear Current	mA		210		P _{OUT} = +17dBm, 20 MHz
Power Detector Voltage Output	mV	200		1500	$P_{OUT} = +5 \text{ to } +20 \text{dBm}, 10 \text{k}\Omega \text{ Load}$
Second Harmonic	dBc			-40	P _{OUT} =+20dBm, CW
Third Harmonic	dBc			-35	P _{OUT} =+20dBm, CW
Input Return Loss	dB		-8		At TX Port
Output Return Loss	dB		-8		At ANT Port
Load VSWR for Stability (CW, Fixed Pin for Pout=+20dBm with 50Ω load)	N/A	4:1	6:1		All non-harmonically related spurs less than -43dBm/MHz
Load VSWR for Ruggedness (CW, Fixed Pin for Pout=+20dBm with 50 Ohm Load)	N/A	8:1	10:1		No Damage



RECEIVE PATH CHARACTERISTICS WDD=3 3 M=+25°

Parameters	Uris	ME	Тур	Max	Conditions
Operating Frequency Band	GHz	4 .15		5.85	All RF Pins are Loaded by 50-Ohm
Gain	(B)	11.5	12.5		Between ANT and RX pins, LNA Mode; RXEN=LEN="High"
Noise Figure	√B		2.8	3.0	At ANT Pin, LNA Mode
Insertion Loss for LNA Bypass Mode	dB		6		Between ANT and RX Pins; TXEN/LEN="Low"
In must Date was I and		-8	-10		At ANT Port, LNA Mode
Input Return Loss	dB		-15		LNA Bypass Mode
Outrot Battern Laga	dB	-8	-10		At RX Port, LNA Mode
Output Return Loss			-10		LNA Bypass Mode
			13		No RF Applied, Through VDD, LNA Mode
DC Quiescent Current	mA		0.003		No RF Applied, Through VDD, LNA Bypass Mode
Input P _{1dB}			-5		At ANT Pin, LNA Mode
	dBm		+16		At ANT Pin, LNA Bypass Mode

CONTROL LOGIC TRUTH TABLE

TXEN	LEN	RXEN	Mode Of Operation
0	0	0	Shutdown
1	0	Х	Transmit Mode
0	1	1	LNA Receive Mode
0	0	1	LNA Bypass Mode

Note: "1" denotes high voltage state (> 1.2V)


"0" denotes low voltage state (<0.3V) at Control Pins

"X" denotes the don't care state

 $10 \text{K}\Omega$ series resistor may be required for each control line


RFeIC® is a registered trademark of RFaxis, Inc. All rights reserved. This document and the RFX8051B product are subject to change without notice.






PCB LAND PATTERN

(With Recommended Thermal Vias)



PACKAGE MARKING:



RFeIC® is a registered trademark of RFaxis, Inc. All rights reserved.

This document and the RFX8051B product are subject to change without notice.