**DATA SHEET**

**SKY72310-362LF: Spur-Free, 2.1 GHz Single Fractional-N Frequency Synthesizer**

**Applications**
- General purpose RF systems
- 2.5G and 3G wireless infrastructure
- Broadband wireless access
- Low bit rate wireless telemetry
- Instrumentation
- L-band receivers
- Satellite communications

**Features**
- Spur-free operation
- 2.1 GHz maximum operating frequency
- Ultra-fine step size, 100 Hz or less
- High internal reference frequency enables large loop bandwidth implementations
- Very fast switching speed (e.g., below 100 μs)
- Phase noise to -91 dBc/Hz inside the loop filter bandwidth @ 1800 MHz
- Software programmable power-down modes
- High-speed serial interface up to 100 Mbps
- Three-wire programming
- Programmable division ratios on reference frequency
- Phase detector with programmable gain to provide a programmable loop bandwidth
- Frequency power steering enhances rapid acquisition time
- On-chip crystal oscillator
- Frequency adjust for temperature compensation
- 3 V operation
- 5 V output to loop filter
- QFN (24-pin, 4 x 4 mm) Pb-free (MSL3, 260 °C per JEDEC J-STD-020) package

Skyworks Green™ products are compliant with all applicable legislation and are halogen-free. For additional information, refer to *Skyworks Definition of Green™*, document number SQ04–0074.

**Description**
The Skyworks SKY72310-362LF fractional-N frequency synthesizer provides ultra-fine frequency resolution, fast switching speed, and low phase-noise performance. This synthesizer is a key building block for high-performance radio system designs that require low power and fine step size.

The ultra-fine step size of less than 100 Hz allows this synthesizer to be used in very narrowband wireless applications. With proper temperature sensing or through control channels, the synthesizer’s fine step size can compensate for crystal oscillator or intermediate frequency (IF) filter drift. As a result, crystal oscillators or crystals can replace temperature-compensated or ovenized crystal oscillators, reducing parts count and associated component cost. The device’s fine step size can also be used for Doppler shift corrections.

The SKY72310-362LF has a phase noise floor of -90 dBc/Hz up to 2.1 GHz operation as measured inside the loop bandwidth. This is permitted by the on-chip low noise dividers and low divide ratios provided by the device’s high fractionality.

Reference crystals or oscillators up to 50 MHz can be used with the SKY72310-362LF. The crystal frequency is divided down by independent programmable dividers (1 to 32) for the synthesizer. The phase detector can operate at a maximum speed of 25 MHz, which allows better phase noise due to the lower division value. With a high reference frequency, the loop bandwidths can also be increased. Larger loop bandwidths improve the settling times and reduce in-band phase noise. Therefore, typical switching times of less than 100 μs can be achieved. The lower in-band phase noise also permits the use of lower cost voltage controlled oscillators (VCOs) in customer applications.

The SKY72310-362LF has a frequency power steering circuit that helps the loop filter to steer the VCO when the frequency is too fast or too slow, further enhancing acquisition time.

The unit operates with a three-wire, high-speed serial interface. A combination of large bandwidth, fine resolution, and the three wire interface allows for direct frequency modulation of the VCO. This supports any continuous phase, constant envelope modulation scheme such as frequency modulation (FM), frequency shift keying (FSK), minimum shift keying (MSK), or Gaussian minimum shift keying (GMSK).
This capability can eliminate the need for in-phase and quadrature (I/Q) digital-to-analog converters (DACs), quadrature upconverters, and IF filters from the transmitter portion of the radio system.

Figure 1 shows a functional block diagram for the SKY72310-362LF. The device package and pinout for the 24-pin Quad Flat No-Lead (QFN) package are shown in Figure 2.
**Technical Description**

The SKY72310-362LF is a fractional-N frequency synthesizer using a ΔΣ modulation technique. The fractional-N implementation provides low in-band noise by having a low division ratio and fast frequency settling time. In addition, the SKY72310-362LF provides arbitrarily fine frequency resolution with a digital word, so that the frequency synthesizer can be used to compensate for crystal frequency drift in the RF transceiver.

**Serial Interface**

The serial interface is a versatile three-wire interface consisting of three pin signals: Clock (serial clock), Data (serial input), and CS (chip select). It enables the SKY72310-362LF to operate in a system where one or multiple masters and slaves are present. To perform a loopback test at startup and to check the integrity of the board and processor, the serial data is fed back to the master device (e.g., a microcontroller or microprocessor unit) through a programmable multiplexer. This facilitates hardware and software debugging.

**ΔΣ Modulator**

The SKY72310-362LF provides fractionality through the use of a proprietary, configurable 10-bit or 18-bit ΔΣ modulator. The output from the modulator is combined with the divider ratio through its fractional units.

**VCO Prescaler**

The VCO prescaler provides low-noise signal conditioning of the VCO signal. It translates an off-chip, single-ended or differential signal to an on-chip differential Current Mode Logic (CML) signal.

**VCO Divider**

The SKY72310-362LF provides a programmable divider that controls the CML prescaler and supplies the required signal to the charge pump phase detector. Programmable divide ratios ranging from 38 to 537 are possible in fractional-N mode and from 32 to 543 in integer-N mode.

**Reference Frequency Oscillator**

The SKY72310-362LF has a self-contained, low-noise crystal oscillator. This crystal oscillator is followed by the clock generation circuitry that generates the required clock for the programmable reference frequency divider.

**Reference Frequency Divider**

The crystal oscillator signal can be divided by a ratio of 1 to 32 to create the reference frequency for the phase detector. The divide ratio is programmed using the Reference Frequency Dividers Register.

**Phase Detector and Charge Pump**

The SKY72310-362LF uses a charge pump phase detector that provides a programmable gain, $K_d$, from 31.25 to 1000 $\mu$A/rad in 32 steps. The phase detector is programmed using the Phase Detector/Charge Pump Control Register.

**Frequency Steering**

When programmed for frequency power steering, the SKY72310-362LF has a circuit that helps the loop filter steer the VCO using the LD/PSmain signal (pin 4). In this configuration, the LD/PSmain signal can provide a more rapid acquisition.

When programmed for lock detection, internal frequency steering is implemented and provides frequency acquisition times comparable to conventional phase/frequency detectors.

**Lock Detection**

When programmed for lock detection, the SKY72310-362LF provides an active low, pulsing open collector output using the LD/PSmain signal (pin 4) to indicate the out-of-lock condition. When locked, the LD/PSmain signal is tri-stated (high impedance).

**Power Down**

The SKY72310-362LF supports a number of power-down modes through the serial interface. For more information, see the Register Descriptions section of this document.

**Serial Interface Operation**

The serial interface consists of three pins: Clock (pin 22), Data (pin 20), and CS (pin 21). The Clock signal controls data on the two serial data lines (Data and CS). The Data pin shifts bits into a temporary register on the rising edge of the clock presented at the Clock pin.

Each rising edge of the Clock signal shifts in one bit of data on the Data line into a shift register. At the same time, one bit of data is shifted out of the Mux_out pin (if the serial bit stream is selected) at each falling edge of Clock. To load any of the registers, 16 bits...
of address or data must be presented to the Data line with the LSB last while the CS signal is low. If the CS signal is low for more than 16 clock cycles, only the last address or data bits are used to load the registers.

**Register Programming**

Register programming equations, described in this section, use the following variables and constants:

- \( N_{\text{fractional}} \): Desired VCO division ratio in fractional-N applications. This is a real number and can be interpreted as the reference frequency \( F_{\text{ref}} \) multiplying factor so that the resulting frequency is equal to the desired VCO frequency.

- \( N_{\text{integer}} \): Desired VCO division ratio in integer-N applications. This number is an integer and can be interpreted as the reference frequency \( F_{\text{ref}} \) multiplying factor so that the resulting frequency is equal to the desired VCO frequency.

- \( N_{\text{reg}} \): Nine-bit unsigned input value to the divider ranging from 0 to 511 (integer-N mode) and from 6 to 505 (fractional-N mode).

- \( \text{divider} \): This constant equals 262144 when the \( \Delta \Sigma \) modulator is in 18-bit mode, and 1024 when the \( \Delta \Sigma \) modulator is in 10-bit mode.

- \( \text{dividend} \): When in 18-bit mode, this is the 18-bit signed input value to the \( \Delta \Sigma \) modulator, ranging from \(-131072\) to \(+131071\) and providing 262144 steps, each step equal to \( F_{\text{div,ref}}/2^{18} \) Hz. When in 10-bit mode, this is the 10-bit signed input value to the \( \Delta \Sigma \) modulator, ranging from \(-512\) to \(+511\) and providing 1024 steps, each step equal to \( F_{\text{div,ref}}/2^{10} \) Hz.

**Fractional-N Applications.** The desired division ratio for the synthesizer is given by:

\[
N_{\text{fractional}} = \frac{F_{\text{VCO}}}{F_{\text{div,ref}}}
\]

where \( N_{\text{fractional}} \) must be between 37.5 and 537.5.

The value to be programmed in the Divider Register is given by:

\[
N_{\text{reg}} = \text{Round}(N_{\text{fractional}}) - 32
\]

**NOTE:** The round function rounds the number to the nearest integer.

When in fractional mode, allowed values for \( N_{\text{reg}} \) are from 6 to 505 inclusive.

The value to be programmed by either of the Dividend Registers (MSB or LSB) is given by:

\[
\text{dividend} = \text{Round}[\text{divider} \times (N_{\text{fractional}} - N_{\text{reg}} - 32)]
\]

where the divider is either 1024 in 10-bit mode or 262144 in 18-bit mode. Therefore, the dividend is a signed binary value either 10 or 18 bits long.

**NOTE:** Because of the high fractionality of the SKY72310-362LF, there is no practical need for any integer relationship between the reference frequency and the channel spacing or desired VCO frequencies.

Sample calculations for two fractional-N applications are provided in Figure 4.

---

**Figure 3. Serial Transfer Timing Diagram**

<table>
<thead>
<tr>
<th>Clock</th>
<th>Data</th>
<th>CS</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>X</td>
<td>A3</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>Last</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Skyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.com • www.skyworksinc.com

December 18, 2018 • Skyworks Proprietary Information • Products and Product Information are Subject to Change Without Notice • 200705G
Case 1: To achieve a desired \( F_{vco\_main} \) frequency of 902.4530 MHz using a crystal frequency of 40 MHz with operation of the synthesizer in 18-bit mode. Since the maximum internal reference frequency \( (F_{div\_ref}) \) is 25 MHz, the crystal frequency is divided by 2 to obtain a \( F_{div\_ref} \) of 20 MHz. Therefore:

\[
\frac{N_{\text{fractional}}}{F_{div\_ref}} = \frac{F_{vco\_main}}{20} = \frac{902.4530}{20} = 45.12265
\]

The value to be programmed in the Divider Register is:

\[
N_{\text{reg}} = \text{Round}\left[N_{\text{fractional}}\right] - 32 = \text{Round}\left[45.12265\right] - 32 = 13 \text{ (decimal)} = 000001101 \text{ (binary)}
\]

With the modulator in 18-bit mode, the value to be programmed in the Dividend Registers is:

\[
\text{dividend} = \text{Round}\left[\text{divider} \times (N_{\text{fractional}} - N_{\text{reg}} - 32)\right] = \text{Round}\left[262144 \times (45.12265 - 13 - 32)\right] = \text{Round}\left[262144 \times (0.12265)\right] = \text{Round}\left[32151.9616\right] = 32152 \text{ (decimal)} = 000111110110011000 \text{ (binary)}
\]

where 00 0111 1101 is loaded in the Dividend MSB Register and 1001 1000 is loaded in the Dividend LSB Register.

Summary:

- Divider Register = 0 0000 1101
- Dividend LSB Register = 1001 1000
- Dividend MSB Register = 00 0111 1101
- The resulting VCO frequency is 902.453 MHz
- Step size is 76.3 Hz

Note: The frequency step size for this case is 20 MHz divided by \( 2^{18} \), giving 76.3 Hz.
Case 2: To achieve a desired $F_{vco\_main}$ frequency of 917.7786 MHz using a crystal frequency of 19.2 MHz with operation of the synthesizer in 10-bit mode. Since the maximum internal reference frequency ($F_{div\_ref}$) is 25 MHz, the crystal frequency does not require the internal division to be greater than 1, which makes $F_{div\_ref} = 19.2$ MHz. Therefore:

$$N_{fractional} = \frac{F_{vco\_main}}{F_{div\_ref}} = \frac{917.7786}{19.2} = 47.80097$$

The value to be programmed in the Divider Register is:

$$N_{reg} = \text{Round}[N_{fractional}] - 32 = \text{Round}[47.80087] - 32 = 16 \text{ (decimal)} = 000010000 \text{ (binary)}$$

With the modulator in 10-bit mode, the value to be programmed in the Dividend Registers is:

$$\text{dividend} = \text{Round}[\text{divider} \times (N_{fractional} - N_{reg} - 32)] = \text{Round}[1024 \times (47.80087 - 16 - 32)] = \text{Round}[1024 \times (-0.1990312)] = \text{Round}[-203.808] = 204 \text{ (decimal)} = 1100110100 \text{ (binary)}$$

where 11 0011 0100 is loaded in the Dividend MSB Register.

Summary:

- Divider Register = 0 0001 0000
- Dividend MSB Register = 11 0011 0100
- The resulting VCO frequency is 917.775 MHz
- Step size is 18.75 kHz

*Note: The frequency step size for this case is 19.2 MHz divided by $2^{10}$, giving 18.75 kHz.*

Figure 4. Fractional-N Applications: Sample Calculation (2 of 2)
**Integer-N Applications.** The desired division ratio for the synthesizer is given by:

\[ N_{integer} = \frac{F_{vco\_main}}{F_{div\_ref}} \]

where \( N_{integer} \) is an integer number from 32 to 543.

The value to be programmed in the Divider Register is given by:

\[ N_{reg} = N_{integer} - 32 \]

When in integer mode, allowed values for \( N_{reg} \) are from 0 to 511.

**NOTE:** As with all integer-N synthesizers, the minimum step size is related to the crystal frequency and reference frequency division ratio.

**Register Loading Order.** In applications where the synthesizer is in 18-bit mode, the Dividend MSB Register holds the 10 MSBs of the dividend and the Dividend LSB Register holds the 8 LSBs of the dividend. The registers that control the synthesizer’s divide ratio are to be loaded in the following order:

- Divider Register
- Dividend MSB Register
- Dividend LSB Register (at which point the new divide ratio takes effect)

In applications where the synthesizer is in 10-bit mode, the Dividend MSB Register holds the 10 bits of the dividend. The registers that control the synthesizer’s divide ratio are to be loaded in the following order:

- Divider Register
- Dividend MSB Register (at which point the new divide ratio takes effect)

**NOTE:** When in integer mode, the new divide ratios take effect as soon as the Divider Register is loaded.

**Direct Digital Modulation**

The high fractionality and small step size of the SKY72310-362LF allow the user to tune to practically any frequency in the VCO’s operating range. This allows direct digital modulation by programming the different desired frequencies at precise instants. Typically, the channel frequency is programmed by the Main Divider and MSB/LSB Dividend Registers, and the instantaneous frequency offset from the carrier is programmed by the Modulation Data Register.

The Modulation Data Register can be accessed in three ways as defined in the following subsections.

**Normal Register Write.** A normal 16-bit serial interface write occurs when the CS signal is 16 clock cycles wide. The corresponding 16-bit modulation data is simultaneously presented to the Data pin. The content of the Modulation Data Register is passed to the modulation unit at the next falling edge of the divided main VCO frequency (\( F_{pd\_main} \)).

**Short CS Through Data Pin (No Address Bits Required).** A shortened serial interface write occurs when the CS signal is from 2 to 12 clock cycles wide. The corresponding modulation data (2 to 12 bits) is simultaneously presented to the Data pin. The Data pin is the default pin used to enter modulation data directly in the Modulation Data Register with shortened CS strobes.

This method of data entry eliminates the register address overhead on the serial interface. All serial interface bits are re-synchronized internally at the reference oscillator frequency. The content of the Modulation Data Register is passed to the modulation unit at the next falling edge of the divided main VCO frequency (\( F_{pd\_main} \)).

**Short CS Through Mod_in Pin (No Address Bits Required).** A shortened serial interface write occurs when the CS signal is from 2 to 12 clock cycles wide. The corresponding modulation data (2 to 12 bits) is simultaneously presented on the Mod_in pin, an alternate pin used to enter modulation data directly into the Modulation Data Register with shortened CS strobes. This mode is selected through the Modulation Control Register.

This method of data entry also eliminates the register address overhead on the serial interface and allows a different device than the one controlling the channel selection to enter the modulation data (e.g., a microcontroller for channel selection and a digital signal processor for modulation data).

All serial interface bits are internally re-synchronized at the reference oscillator frequency and the content of the Modulation Data Register is passed to the modulation unit at the next falling edge of the divided main VCO frequency (\( F_{pd\_main} \)).

Modulation data samples in the Modulation Data Register can be from 2 to 12 bits long, and enable the user to select how many distinct frequency steps are to be used for the desired modulation scheme.

The user can also control the frequency deviation through the modulation data magnitude offset in the Modulation Control Register. This allows shifting of the modulation data to accomplish a 2\(^m\) multiplication of frequency deviation.

**NOTE:** The programmable range of -0.5 to +0.5 of the main \( \Delta f \) modulator can be exceeded up to the condition where the sum of the dividend and the modulation data conform to:

\[ -0.5625 \leq (N_{mod} + \text{dividend}) \leq 0.5625 \]

When the sum of the dividend and modulation data lie outside this range, the value of \( N_{integer} \) must be changed.

For a more detailed description of direct digital modulation functionality, refer to the Skyworks Application Note, *Direct Digital
Modulation Using the SKY72300, SKY72301, and SKY72302 Dual Synthesizers/PLLs (document number 101349).

Register Descriptions
Table 1 lists the eight 16-bit registers that are used to program the SKY72310-362LF. All register writes are programmed address first, followed directly with data. MSBs are entered first. On power up, all registers are reset to 0x000 except the Divider Register at address 0x0, which is set to 0x006.

Synthesizer Registers
The Divider Register contains the integer portion closest to the desired fractional-N (or the integer-N) value minus 32. This register, in conjunction with the Dividend Registers (which control the fraction offset from -0.5 to +0.5), allows selection of a precise frequency. As shown in Figure 5, the value to be loaded is:

- Synthesizer Divider Index = Nine-bit value for the integer portion of the synthesizer divider. Valid values for this register are from 6 to 505 (fractional-N) or 0 to 511 (integer-N).

The Dividend MSB and LSB Registers control the fraction part of the desired fractional-N value and allow an offset of -0.5 to +0.5 to the main integer selected through the Divider Register. As shown in Figures 6 and 7, values to be loaded are:

- Synthesizer Dividend (MSBs) = Ten-bit value for the MSBs of the 18-bit dividend for the synthesizer.
- Synthesizer Dividend (LSBs) = Eight-bit value for the LSBs of the 18-bit dividend for the synthesizer.

The Dividend Register MSB and LSB values are 2’s complement format.

NOTE: When in 10-bit mode, the Dividend LSB Register is not required.

The reference frequency divider provides the reference frequency to the phase detector by dividing the crystal oscillator frequency. Divide ratios from 1 to 32 are possible for the reference frequency divider (see Table 2).

The Reference Frequency Dividers Register configures the reference frequency divider for the synthesizer. As shown in Figure 8, the values to be loaded are:

- Reference Frequency Divider Index = Desired oscillator frequency division ratio. Default value on power up is 0, signifying that the reference frequency is not divided for the phase detector.

Table 1. SKY72310-362LF Register Map

<table>
<thead>
<tr>
<th>Address (Hex)</th>
<th>Register1</th>
<th>Length (Bits)</th>
<th>Address (Bits)</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Divider Register</td>
<td>12</td>
<td>4</td>
</tr>
<tr>
<td>1</td>
<td>Dividend MSB Register</td>
<td>12</td>
<td>4</td>
</tr>
<tr>
<td>2</td>
<td>Dividend LSB Register</td>
<td>12</td>
<td>4</td>
</tr>
<tr>
<td>3</td>
<td>Unused</td>
<td>12</td>
<td>4</td>
</tr>
<tr>
<td>4</td>
<td>Unused</td>
<td>12</td>
<td>4</td>
</tr>
<tr>
<td>5</td>
<td>Reference Frequency Dividers Register</td>
<td>12</td>
<td>4</td>
</tr>
<tr>
<td>6</td>
<td>Phase Detector/Charge Pump Control Register</td>
<td>12</td>
<td>4</td>
</tr>
<tr>
<td>7</td>
<td>Power Down/Multiplexer Output Select Control Register</td>
<td>12</td>
<td>4</td>
</tr>
<tr>
<td>8</td>
<td>Modulation Control Register</td>
<td>12</td>
<td>4</td>
</tr>
<tr>
<td>9</td>
<td>Modulation Data Register</td>
<td>12</td>
<td>4</td>
</tr>
<tr>
<td>9 —</td>
<td>Modulation Data Register2 — direct input</td>
<td>2 ≤ length ≤ 12 bits</td>
<td>0</td>
</tr>
</tbody>
</table>

1 All registers are write only.
2 No address bits are required for modulation data. Any serial data between 2 and 12 bits long is considered modulation data.
Figure 5. Divider Register (Write Only)

Figure 6. Dividend MSB Register (Write Only)

Figure 7. Dividend LSB Register (Write Only)

Table 2. Programming the Reference Frequency Divider

<table>
<thead>
<tr>
<th>Decimal</th>
<th>Bit 4 (MSB)</th>
<th>Bit 3</th>
<th>Bit 2</th>
<th>Bit 1</th>
<th>Bit 0 (LSB)</th>
<th>Reference Divider Ratio</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>3</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>31</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>32</td>
</tr>
</tbody>
</table>
The Phase Detector/Charge Pump Control Register allows control of the gain for the phase detector and configuration of the LD/PSmain signal (pin 4) for frequency power steering or lock detection. As shown in Figure 9, the values to be loaded are:

- Phase Detector Gain = Five-bit value for programmable phase detector gain. Range is from 0 to 31 decimal for 31.25 to 1000 μA/2π radian, respectively.
- Power Steering Enable = One-bit flag to enable the frequency power steering circuitry of the phase detector. When this bit is cleared, the LD/PSmain pin is configured to be a lock detect, active low, open collector pin. When this bit is set, the LD/PSmain pin is configured to be a frequency power steering pin and can be used to bypass the external loop filter to provide faster frequency acquisition.

The Power Down/Multiplexer Output Select Control Register allows control of the power-down modes, internal multiplexer output, and ΔΣ synthesizer fractionality. As shown in Figure 10, the values to be loaded are:

- Full Power Down = One-bit flag to power down the SKY72310-362LF except for the reference oscillator and the serial interface. When this bit is cleared, the SKY72310-362LF is powered up. When this bit is set, the SKY72310-362LF is in full power-down mode excluding the Mux_out signal (pin 24).
- Synthesizer Power Down = One-bit flag to power down the synthesizer. When this bit is cleared, the synthesizer is powered up. When this bit is set, the synthesizer is in power-down mode.
Table 3. Multiplexer Output

<table>
<thead>
<tr>
<th>Multiplexer Output Select (Bit 8)</th>
<th>Multiplexer Output Select (Bit 7)</th>
<th>Multiplexer Output Select (Bit 6)</th>
<th>Multiplexer Output (Mux_out, Pin 24)</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 0 0 0 0 0 0 0</td>
<td>0 0 0 0 0 0 0 0</td>
<td>0 0 0 0 0 0 0 0</td>
<td>Reference Oscillator</td>
</tr>
<tr>
<td>0 0 0 0 0 0 0 1</td>
<td>0 0 0 0 0 0 0 1</td>
<td>0 0 0 0 0 0 0 1</td>
<td>Unused</td>
</tr>
<tr>
<td>0 0 0 0 0 0 1 0</td>
<td>0 0 0 0 0 0 1 0</td>
<td>0 0 0 0 0 1 0 0</td>
<td>Reference Frequency ($F_{ref, main}$)</td>
</tr>
<tr>
<td>0 0 0 0 0 0 1 1</td>
<td>0 0 0 0 0 1 1 1</td>
<td>0 0 0 0 0 1 1 1</td>
<td>Unused</td>
</tr>
<tr>
<td>1 0 0 0 0 1 0 0</td>
<td>1 0 0 0 1 0 0 0</td>
<td>1 0 0 0 1 0 0 0</td>
<td>Phase Detector Frequency ($F_{pd, main}$)</td>
</tr>
<tr>
<td>1 0 0 0 0 0 1 1</td>
<td>1 0 0 0 1 0 0 1</td>
<td>1 0 0 0 1 0 0 1</td>
<td>Serial data out</td>
</tr>
<tr>
<td>1 0 0 0 1 0 0 0</td>
<td>1 0 0 1 0 0 0 0</td>
<td>1 0 0 1 0 0 0 0</td>
<td>Serial interface test output</td>
</tr>
<tr>
<td>1 0 0 0 1 0 0 1</td>
<td>1 0 0 1 0 0 0 1</td>
<td>1 0 0 1 0 0 0 1</td>
<td>Unused</td>
</tr>
</tbody>
</table>

A3 A2 A1 A0 11 10 9 8 7 6 5 4 3 2 1 0
1 0 0 0 0 X X X X X X X X

Figure 11. Modulation Control Register (Write Only)

- Synthesizer Mode = One-bit flag to power down the $\Delta\Sigma$ modulator and fractional unit. When this bit is cleared, the synthesizer is in fractional-N mode. When this bit is set, the synthesizer is in integer-N mode.

- Synthesizer $\Delta\Sigma$ Fractionality = One-bit flag to configure the size of the $\Delta\Sigma$ modulator. This has a direct effect on power consumption, and on the level of fractionality and step size. When this bit is cleared, the $\Delta\Sigma$ modulator is 18-bit with a fractionality of $2^{18}$ and a step size of $F_{ref, main}/262144$. When this bit is set, the $\Delta\Sigma$ modulator is 10-bit with a fractionality of $2^{10}$ and a step size of $F_{ref, main}/1024$.

**NOTE:** There are no special power-up sequences required for the SKY72310-362LF.

- Multiplexer Output Selection = Three-bit value that selects which internal signal is output to the Mux_out pin. The following internal signals are available on this pin:
  - Reference oscillator: $F_{ref}$
  - Divided reference (post-reference frequency divider): $F_{ref, main}$
  - Phase detector frequency (post-frequency divider): $F_{pd, main}$
  - Serial data out for loop-back and test purposes

Refer to Table 3 for more information.

- Mux_out Pin Tri-State Enable = One-bit flag to tri-state the Mux_out pin. When this bit is cleared, the Mux_out pin is enabled. When this bit is set, the Mux_out pin is tri-stated.

The Modulation Control Register is used to configure the modulation unit of the main synthesizer. The modulation unit adds or subtracts a frequency offset to the selected center frequency at which the main synthesizer operates. The size of the modulation data sample, controlled by the duration of the CS signal, can be from 2 to 12 bits wide to provide from 4 to 4096 selectable frequency offset steps.

The modulation data magnitude offset selects the magnitude multiplier for the modulation data and can be from 0 to 8. As shown in Figure 11, the values to be loaded are:

- Modulation Data Magnitude Offset = Four-bit value that indicates the magnitude multiplier (m) for the modulation data samples. Valid values range from 0 to 13, effectively providing a $2^m$ multiplication of the modulation data sample.

- Modulation Data Input Select = One-bit flag to indicate the pin on which modulation data samples are serially input when the CS signal is between 2 and 12 bits long. When this bit is cleared, modulation data samples are to be presented on the
Data pin. When this bit is set, modulation data samples are to be presented on the Mod_in pin.

- Modulation Address Disable = One-bit flag to indicate the presence of the address as modulation data samples are presented on either the Mod_in or Data pins. When this bit is cleared, the address is presented with the modulation data samples (i.e., all transfers are 16 bits long). When this bit is set, no address is presented with the modulation data samples (i.e., all transfers are 2 to 12 bits long).

The Modulation Data Register is used to load the modulation data samples to the modulation unit. These values are transferred to the modulation unit on the falling edge of \( F_{pd\_main} \) where they are passed to the main \( \Delta \Sigma \) modulator at the selected magnitude offset on the next falling edge of \( F_{pd\_main} \). Modulation Data Register values are 2's complement format. As shown in Figure 12, the value to be loaded is:

- Modulation Data Bits = Modulation data samples that represent the instantaneous frequency offset to the selected main synthesizer frequency (selected channel) before being affected by the modulation data magnitude offset.

**Package and Handling Information**

Since the device package is sensitive to moisture absorption, it is baked and vacuum packed before shipping. Instructions on the shipping container label regarding exposure to moisture after the container seal is broken must be followed. Otherwise, problems related to moisture absorption may occur when the part is subjected to high temperature during solder assembly.

The SKY72310-362LF is rated to Moisture Sensitivity Level 3 (MSL3) at 260 °C. It can be used for lead or lead-free soldering. Care must be taken when attaching this product, whether it is done manually or in a production solder reflow environment. Production quantities of this product are shipped in a standard tape and reel format. For packaging details, refer to the Skyworks Application Note, *Tape and Reel*, document number 101568.

**Electrical and Mechanical Specifications**

Signal pin assignments and functional pin descriptions are described in Table 4. The absolute maximum ratings of the SKY72310-362LF are provided in Table 5. The recommended operating conditions are specified in Table 6 and electrical specifications are provided in Table 7.

Figure 13 provides a schematic diagram for the SKY72310-362LF using Skyworks SKY73120 890-960 MHz VCO. Figure 14 provides a schematic diagram for the SKY72310-362LF using a non-Skyworks VCO. Figure 15 shows the package dimensions, and Figure 16 provides the tape and reel dimensions.

**Electrostatic Discharge (ESD) Sensitivity**

The SKY72310-362LF is a static-sensitive electronic device. Do not operate or store near strong electrostatic fields. Take proper ESD precautions.
### Table 4. SKY72310-362LF Signal Descriptions

<table>
<thead>
<tr>
<th>Pin</th>
<th>Pin Name</th>
<th>Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>VCCecl/cml</td>
<td>Power and ground</td>
<td>ECL/CML, 3 V. Removing power safely powers down the associated divider chain and charge pump.</td>
</tr>
<tr>
<td>2</td>
<td>Fvco_main</td>
<td>Input</td>
<td>Main VCO differential input.</td>
</tr>
<tr>
<td>3</td>
<td>Fvco_main</td>
<td>Input</td>
<td>Main VCO complimentary differential input.</td>
</tr>
<tr>
<td>4</td>
<td>LD/PS_main</td>
<td>Analog output</td>
<td>Programmable output pin. Indicates phase detector out-of-lock as an active low pulsing open collector output (high impedance when lock is detected), or helps the loop filter steer the VCO. This pin is configured using the Phase Detector/Charge Pump Control Register.</td>
</tr>
<tr>
<td>5</td>
<td>VCCcp_main¹</td>
<td>Power and ground</td>
<td>Charge pump supply, 3 to 5 V. Removing power safely powers down the associated divider chain and charge pump.</td>
</tr>
<tr>
<td>6</td>
<td>CPout_main</td>
<td>Analog output</td>
<td>Charge pump output. The gain of the charge pump phase detector is controlled by the Phase Detector/Charge Pump Control Register.</td>
</tr>
<tr>
<td>7</td>
<td>N/C</td>
<td>-</td>
<td>No connection</td>
</tr>
<tr>
<td>8</td>
<td>Xtalacgnd/OSC</td>
<td>Ground/input</td>
<td>Reference crystal AC ground or external oscillator differential input.</td>
</tr>
<tr>
<td>9</td>
<td>Xtalin/OSC</td>
<td>Input</td>
<td>Reference crystal input or external oscillator differential input.</td>
</tr>
<tr>
<td>10</td>
<td>Xtalout/NC</td>
<td>Input</td>
<td>Reference crystal output or no connect.</td>
</tr>
<tr>
<td>11</td>
<td>VCCxtal</td>
<td>Power and ground</td>
<td>Crystal oscillator ECL/CML, 3 V.</td>
</tr>
<tr>
<td>12</td>
<td>GNDxtal</td>
<td>Power and ground</td>
<td>Crystal oscillator ground.</td>
</tr>
<tr>
<td>13</td>
<td>N/C</td>
<td>-</td>
<td>No connection</td>
</tr>
<tr>
<td>14</td>
<td>N/C</td>
<td>-</td>
<td>No connection</td>
</tr>
<tr>
<td>15</td>
<td>N/C</td>
<td>-</td>
<td>No connection</td>
</tr>
<tr>
<td>16</td>
<td>N/C</td>
<td>-</td>
<td>No connection</td>
</tr>
<tr>
<td>17</td>
<td>N/C</td>
<td>-</td>
<td>No connection</td>
</tr>
<tr>
<td>18</td>
<td>N/C</td>
<td>-</td>
<td>No connection</td>
</tr>
<tr>
<td>19</td>
<td>VCCdigital¹</td>
<td>Power and ground</td>
<td>Digital supply, 3 V.</td>
</tr>
<tr>
<td>20</td>
<td>Data</td>
<td>Digital input</td>
<td>Serial address and data input pin. Address bits are followed by data bits.</td>
</tr>
<tr>
<td>21</td>
<td>CS</td>
<td>Digital input</td>
<td>Active low enable pin. Enables loading of address and data on the Data pin on the rising edge of Clock. When CS goes high, data is transferred to the register indicated by the address. Subsequent clock edges are ignored.</td>
</tr>
<tr>
<td>22</td>
<td>Clock</td>
<td>Digital input</td>
<td>Clock signal pin. When CS is low, the register address and data are shifted in address bits first on the Data pin on the rising edge of Clock.</td>
</tr>
<tr>
<td>23</td>
<td>Mod_in</td>
<td>Digital input</td>
<td>Alternate serial modulation data input pin. Address bits are followed by data bits.</td>
</tr>
<tr>
<td>24</td>
<td>Mux_out</td>
<td>Digital output</td>
<td>Internal multiplexer output. Selects from oscillator frequency, reference frequency, divided VCO frequency, serial data out, or testability signals. This pin can be tri-stated from the synthesizer registers.</td>
</tr>
</tbody>
</table>

¹ Associated pairs of power and ground pins must be decoupled using 0.1 μF capacitors.

### Table 5. Absolute Maximum Ratings¹

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Min</th>
<th>Max</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>Maximum analog RF supply voltage</td>
<td>3.6</td>
<td></td>
<td>VDC</td>
</tr>
<tr>
<td>Maximum digital supply voltage</td>
<td>3.6</td>
<td></td>
<td>VDC</td>
</tr>
<tr>
<td>Maximum charge pump supply voltage</td>
<td>5.25</td>
<td></td>
<td>VDC</td>
</tr>
<tr>
<td>Storage temperature</td>
<td>-65</td>
<td>+150</td>
<td>°C</td>
</tr>
<tr>
<td>Operating temperature</td>
<td>-40</td>
<td>+85</td>
<td>°C</td>
</tr>
</tbody>
</table>

¹ Exposure to maximum rating conditions for extended periods may reduce device reliability. There is no damage to device with only one parameter set at the limit and all other parameters set at or below their nominal values.
Table 6. Recommended Operating Conditions

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Min</th>
<th>Max</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>Analog RF supplies</td>
<td>2.7</td>
<td>3.3</td>
<td>VDC</td>
</tr>
<tr>
<td>Digital supply</td>
<td>2.7</td>
<td>3.3</td>
<td>VDC</td>
</tr>
<tr>
<td>Charge pump supplies</td>
<td>2.7</td>
<td>5.0</td>
<td>VDC</td>
</tr>
<tr>
<td>Operating temperature (Ta)</td>
<td>-40</td>
<td>+85</td>
<td>°C</td>
</tr>
</tbody>
</table>

Table 7. Electrical Characteristics (1 of 2)

(VDD = 3 V, TA = 25 °C, Unless Otherwise Noted)

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Symbol</th>
<th>Test Conditions</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>Power Consumption</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Total power consumption</td>
<td>P TOTAL</td>
<td></td>
<td>37.5</td>
<td></td>
<td></td>
<td>mW</td>
</tr>
<tr>
<td>Power-down current</td>
<td>I CC-PWDN</td>
<td></td>
<td>10 (Note 1)</td>
<td></td>
<td></td>
<td>µA</td>
</tr>
</tbody>
</table>

Reference Oscillator

- Reference oscillator frequency: Fosc
- Oscillator sensitivity (as a buffer): Vosc
- Frequency shift versus supply voltage: F shift_supply

VCO

- Synthesizer operating frequency: Fvco_main
- RF input sensitivity: Vvco
- RF input impedance: Zvco_in
- Fractional-N tuning step size: ∆fstep_main

Phase Noise

- Phase noise floor: P_ref

Phase Detector and Charge Pump

- Phase detector frequency: Fref_main
- Charge pump output source current: Icp-source
- Charge pump output sink current: Icp-sink
- Charge pump accuracy: Icp-accuracy
- Charge pump output voltage linearity range: Icp vs Vcp
- Charge pump current versus temperature: Icp vs T
- Charge pump current versus voltage: Icp vs Vcp

1 A 5 V charge pump power supply on pin 5 results in higher power-down leakage current.
2 The minimum synthesizer frequency is 12 x Fosc, where Fosc is the frequency at the Xtalin/OSC pin.
### Table 7. Electrical Characteristics (2 of 2)

(VDD = 3 V, Ta = 25 °C, Unless Otherwise Noted)

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Symbol</th>
<th>Test Conditions</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Digital Pins</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>High level input voltage</td>
<td>V_{IH}</td>
<td></td>
<td>0.7 V_{DIGITAL}</td>
<td></td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>Low level input voltage</td>
<td>V_{IL}</td>
<td></td>
<td>0.3 V_{DIGITAL}</td>
<td></td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>High level output voltage</td>
<td>V_{OH}</td>
<td>I_{OH} = -2 mA</td>
<td>V_{DIGITAL} -0.2</td>
<td></td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>Low level output voltage</td>
<td>V_{OL}</td>
<td>I_{OL} = +2 mA</td>
<td>GND + 0.2</td>
<td></td>
<td></td>
<td>V</td>
</tr>
<tr>
<td><strong>Timing - Serial Interface</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Clock frequency</td>
<td>f_{CLK}</td>
<td></td>
<td></td>
<td>100</td>
<td>ns</td>
<td>MHz</td>
</tr>
<tr>
<td>Data and CS set up time to Clock rising</td>
<td>t_{SU}</td>
<td></td>
<td>3</td>
<td></td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>Data and CS hold time after Clock rising</td>
<td>t_{HOLD}</td>
<td></td>
<td>0</td>
<td></td>
<td>ns</td>
<td></td>
</tr>
</tbody>
</table>

**DISCONTINUED**
Figure 13. SKY72310-362LF Application Schematic (With SKY73120 VCO)
Figure 14. SKY72310-362LF Application Schematic (With Non-Skyworks VCO)
Figure 15. SKY72310-362LF Package Dimensions

Figure 16. SKY72310-362LF Tape and Reel Dimensions
Ordering Information

<table>
<thead>
<tr>
<th>Part Number</th>
<th>Product Description</th>
<th>Evaluation Board Part Number</th>
</tr>
</thead>
<tbody>
<tr>
<td>SKY72310-362LF</td>
<td>Spur-Free, 2.1 GHz Single Fractional-N Frequency Synthesizer</td>
<td>SKY72310-EVB</td>
</tr>
</tbody>
</table>