

AN1107: Si5332 Power Supply Noise Rejection

This application note explains Power Supply Noise Rejection (PSNR) and why it is an important consideration when designing systems with integral clock sources. PSNR measurement techniques and the superior PSNR capabilities of the Si5332 clock generator are explained.

Clock jitter performance is typically specified in clocking device data sheets under ideal power supply operating conditions. In real-world systems, power supply rails are not always clean and can contain significant noise due to switch mode power supplies and/or switching currents from other onboard circuits. The level of power supply noise that can be tolerated without significantly degrading output clock performance can vary from one device to another. Skyworks timing devices like the Si5332 are designed with internal power supply noise rejection circuits to combat the performance-degrading effects of excessive power supply noise.

KEY POINTS

- Device power supply noise rejection
- PSNR Measurement method
- Switch mode power supplies
- Simple VDD bypass/filtering

Table of Contents

- 1. Why is Power Supply Noise Important and How Does the Si5332 Address It? 3
- 2. Test Setup for Si5332 PSNR Measurements 4
- 3. Si5332 PSNR Performance 5
- 4. Conclusion 6

1. Why is Power Supply Noise Important and How Does the Si5332 Address It?

Clocking devices are mixed signal devices in which many of the critical device circuits are necessarily implemented using analog circuitry, which can be more susceptible to the effects of power supply noise than strictly digital circuits. For example, reference clock and crystal oscillator inputs have switching thresholds. Noise on the power supplies of these circuits will cause threshold switching errors, which translates into added noise-induced jitter on these reference inputs. Power supply noise on PLL circuits can induce similar effects which can manifest as random jitter or spurs on the PLL output. These power supply noise effects will ultimately appear on the outputs as unwanted additional jitter, but this can be minimized if the device circuitry is designed to specifically attenuate or filter out the power supply noise. This is the case with the Si5332.

The Si5332 is specifically designed with added circuitry to mitigate the performance degrading effects of power supply noise. This is done by using multiple internal and independent voltage regulator circuits on the power supplies of each critical stage of the device. Separate independent internal voltage regulation circuits are provided on the clock input buffers, the oscillator circuits, the PLL, the internal dividers, and the internal digital circuits. These regulators provide isolation from external power supply noise *and* internal power supply noise isolation between functional blocks within the device. This approach to filtering both external and internal PS noise provides significantly improved device PSNR performance as compared to many competing devices, resulting in consistent jitter performance over a wide range of power supply noise profiles. For more information on PSNR testing and PS noise effects, please see "[AN491: Power Supply Rejection for Low-Jitter Clocks](#)".

2. Test Setup for Si5332 PSNR Measurements

The figure below shows the test setup for PSNR measurement. An AWG (Arbitrary Waveform Generator) was used to control the noise amplitude and noise frequency. This noise was coupled into the DUT through a bias-tee arrangement. The output of the setup with AWG off is first measured, and this becomes the zero-noise baseline performance. Then, with AWG on, the effect of injected PS noise on total output jitter was measured, including the peak amplitude of the PS noise output spur using an E5052B signal source analyzer. The resulting data becomes the effective PSNR profile of the device and is presented in 3. [Si5332 PSNR Performance](#).




Figure 2.1. PSNR Test Setup Block Diagram

3. Si5332 PSNR Performance

Si5332 PSNR performance, based on an injected 100 mVpp sine wave onto the power supply, is shown in the table and graph below. The spur level is the peak dBc level of the spur appearing in the output clock spectrum due to the injected power supply sine wave "noise". The RMS jitter is the total 12 kHz to 20 MHz RMS jitter of the output including the injected power supply spur. The graph below shows the total RMS output jitter in blue, and peak output spur amplitude in dark orange.

Table 3.1. Total Output Jitter and Peak Spur Power with Power Supply Noise

Output Clock = 156.25 MHz, LVDS 3.3 V, 190.1 fs RMS without Noise			
Sinewave "PS Noise" Frequency (KHz)	Sinewave "PS Noise" Amplitude (mVpp)	Spur Power (dBc)	Output Jitter 12k-20M (fs RMS)
25	100	-105	190.8
50	100	-102	191.4
100	100	-87	201.3
250	100	-108	190.7
500	100	-88	198.9
1000	100	-96	192.0
2000	100	-94	193.3
3000	100	-98	191.2



Figure 3.1. Total Output Jitter and Peak Spur Power with Power Supply Noise

4. Conclusion

For power supply noise amplitudes of 100 mVpp or less, the Si5332 PSNR capabilities are excellent over a wide band of potential power supply noise frequencies, including switching frequencies used by most switching power supplies and switching regulators.

Given the excellent PSNR performance of the Si5332, the power supply filtering recommended for most applications are simply a single 0.1 μ F and 1 μ F, decoupling capacitor on each VDD node (of course, as close to the device VDD node as possible). Use of additional filtering components, such as inductors and/or ferrite beads is only required for very noisy environments or applications requiring extremely low-noise clocks.

As can be seen from the data shown, the Si5332 provides excellent PSNR performance. Since real-world power supply rails are not perfect and noise-free, the ability to get consistent jitter performance in the presence of power supply noise is very valuable and translates into reduced system BERs and increased system operational reliability.



ClockBuilder Pro

One-click access to Timing tools, documentation, software, source code libraries & more. Available for Windows and iOS (CBGo only).

skyworksinc.com/CBPro




Portfolio

skyworksinc.com



SW/HW

skyworksinc.com/CBPro



Quality

skyworksinc.com/quality



Support & Resources

skyworksinc.com/support

Copyright © 2022 Skyworks Solutions, Inc. All Rights Reserved.

Information in this document is provided in connection with Skyworks Solutions, Inc. ("Skyworks") products or services. These materials, including the information contained herein, are provided by Skyworks as a service to its customers and may be used for informational purposes only by the customer. Skyworks assumes no responsibility for errors or omissions in these materials or the information contained herein. Skyworks may change its documentation, products, services, specifications or product descriptions at any time, without notice. Skyworks makes no commitment to update the materials or information and shall have no responsibility whatsoever for conflicts, incompatibilities, or other difficulties arising from any future changes.

No license, whether express, implied, by estoppel or otherwise, is granted to any intellectual property rights by this document. Skyworks assumes no liability for any materials, products or information provided hereunder, including the sale, distribution, reproduction or use of Skyworks products, information or materials, except as may be provided in Skyworks' Terms and Conditions of Sale.

THE MATERIALS, PRODUCTS AND INFORMATION ARE PROVIDED "AS IS" WITHOUT WARRANTY OF ANY KIND, WHETHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, INCLUDING FITNESS FOR A PARTICULAR PURPOSE OR USE, MERCHANTABILITY, PERFORMANCE, QUALITY OR NON-INFRINGEMENT OF ANY INTELLECTUAL PROPERTY RIGHT; ALL SUCH WARRANTIES ARE HEREBY EXPRESSLY DISCLAIMED. SKYWORKS DOES NOT WARRANT THE ACCURACY OR COMPLETENESS OF THE INFORMATION, TEXT, GRAPHICS OR OTHER ITEMS CONTAINED WITHIN THESE MATERIALS. SKYWORKS SHALL NOT BE LIABLE FOR ANY DAMAGES, INCLUDING BUT NOT LIMITED TO ANY SPECIAL, INDIRECT, INCIDENTAL, STATUTORY, OR CONSEQUENTIAL DAMAGES, INCLUDING WITHOUT LIMITATION, LOST REVENUES OR LOST PROFITS THAT MAY RESULT FROM THE USE OF THE MATERIALS OR INFORMATION, WHETHER OR NOT THE RECIPIENT OF MATERIALS HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGE

Skyworks products are not intended for use in medical, lifesaving or life-sustaining applications, or other equipment in which the failure of the Skyworks products could lead to personal injury, death, physical or environmental damage. Skyworks customers using or selling Skyworks products for use in such applications do so at their own risk and agree to fully indemnify Skyworks for any damages resulting from such improper use or sale.

Customers are responsible for their products and applications using Skyworks products, which may deviate from published specifications as a result of design defects, errors, or operation of products outside of published parameters or design specifications. Customers should include design and operating safeguards to minimize these and other risks. Skyworks assumes no liability for applications assistance, customer product design, or damage to any equipment resulting from the use of Skyworks products outside of Skyworks' published specifications or parameters.

Skyworks, the Skyworks symbol, Sky5®, SkyOne®, SkyBlue™, Skyworks Green™, Clockbuilder®, DSPLL®, ISOMODem®, ProSLIC®, and SiPHY® are trademarks or registered trademarks of Skyworks Solutions, Inc. or its subsidiaries in the United States and other countries. Third-party brands and names are for identification purposes only and are the property of their respective owners. Additional information, including relevant terms and conditions, posted at www.skyworksinc.com, are incorporated by reference.

Skyworks Solutions, Inc. | Nasdaq: SWKS | sales@skyworksinc.com | www.skyworksinc.com

USA: 781-376-3000 | Asia: 886-2-2735 0399 | Europe: 33 (0)1 43548540