This report documents testing performed at Skyworks with support from Wolfspeed's XM3 module team and provides details on the operation of Skyworks Si828x isolated gate drivers and the Wolfspeed Half-Bridge Silicon Carbide (SiC) Field Effect Transistor (FET) XM3 module. The Si828x's robust short-circuit protection feature and the rugged SiC XM3 module, which enable the system to survive and operate well under extreme short-circuit conditions, are described. This test report also details Si828x-XM3 performance in switching loss, crosstalk, and common-mode immunity (CMTI) tests in a half-bridge configuration.

The test platform consisted of a Skyworks Si828x-AW-GDB half-bridge gate driver evaluation board (Daughter Card) and a Wolfspeed CIL XM3 Evaluation Board (Motherboard). The XM3 SiC FET module was mounted under Wolfspeed's XM3 Motherboard. The XM3 Motherboard has holes that lined up with the XM3 module's terminals and allowed the Skyworks Si828x-AW-GDB board on top to be plugged directly into the XM3 module on the bottom. This design provided optimum interconnection between the Si828x gate drivers and the XM3 module to minimize parasitic inductance in the gate driver circuits.
# Table of Contents

1. **Test Circuits** ........................................... 3
   1.1 Si828x Isolated Gate Driver .............................. 3
   1.2 XM3 Module ........................................... 10
   1.3 Wolfspeeds CIL XM3 Evaluation Board Motherboard ............... 11

2. **Short Circuit Testing** ................................. 12
   2.1 Test Setup ........................................... 12
   2.2 Short Circuit Test Results ............................ 13

3. **Crosstalk** .................................................. 16
   3.1 Crosstalk Board Setup ................................... 16
   3.2 Crosstalk Test Results ................................... 17

4. **Switching Loss Testing** .............................. 22
   4.1 Switching Loss Board Setup ............................ 22
   4.2 Switching Loss Test Results ........................... 23

5. **Conclusion** ............................................. 31

6. **Revision History** ........................................ 32
1. Test Circuits

1.1 Si828x Isolated Gate Driver

Skyworks’ Si828x is a family of full-featured isolated gate drivers that supports a wide range of power switching circuits. The Skyworks Si828x-AW-GDB evaluation board includes the Si8285 to drive the high-side XM3 SiC FET and the Si8284 to drive the low-side XM3 SiC FET. The Si8284 also has an integrated dc-dc controller that operates with an external transformer circuit to generate bias voltages for the low-side and high-side gate drivers. An external current booster circuit, consisting of bipolar transistors, is included on the Si828x-AW-GDB board to amplify the Si828x’s ±4 A gate current drive to ±15 A in order to drive the large XM3 SiC FET module (see Figure 1.2 Low-Voltage Signals and I/O on page 4).
Figure 1.2. Low-Voltage Signals and I/O
Figure 1.3. Power Supplies and Input Protection
Figure 1.4. NTC Resistance to Frequency Converter
Figure 1.5. High-Side Current Booster Circuit
Figure 1.6. Low-Side Current Booster Circuit
Figure 1.7. Si828x-AW-GDB Evaluation Board

For more information on the Si828x's advanced gate drive capabilities, see "AN1288: Si828x External Enhancement Circuits".
1.2 XM3 Module

Wolfspeed's CAB450M12XM3 half-bridge SiC module was evaluated in this test and exhibited the following electrical rating: Rds-on = 2.6 mΩ (typical); V_DS = 1.2 kV, and I_DS = 450 A. For more details about this module, go to the Wolfspeed XM3 Half-Bridge Power Module Family web page at https://www.wolfspeed.com/xm3-power-module-family/.

Figure 1.8. Wolfspeed's CAB450M12XM3 Half-Bridge SiC Module
1.3 Wolfspeeds CIL XM3 Evaluation Board Motherboard

The figure below shows a simplified schematic of Wolfspeed's KIT-CRD-CIL12N-XM3 evaluation board. The board's layout is optimized for low parasitic inductance (Figure 8) with minimum interconnect trace distances between the bulk capacitors, the high-frequency bypass capacitors, and the high bandwidth current measurement via current viewing resistor (CVR). Finally, the board has a Kelvin high-frequency $V_{DS}$ voltage measurement point BCN connector to simplify the $V_{DS}$ oscilloscope probe connection and connection points for the inductor, $L_0$.

![Wolfspeed's KIT-CRD-CIL12N-XM3 Simplified Schematic](image1)

For more information on Wolfspeed's KIT-CRD-CIL12N-XM3 CIL Evaluation Board and the test apparatus, see the CIL CPWR-AN31 User Guide.

![Wolfspeed's KIT-CRD-CIL12N-XM3 CIL Evaluation Board](image2)
2. Short Circuit Testing

Short circuit testing was performed by creating a low-impedance connection across the low-side XM3 half-bridge SiC FET module, as shown in the figures below. This simulated a washer short condition, in which a piece of electrically conducting wire or a washer falls between the V– and VMID terminals of the XM3 module. A physical washer short across the high-side SiC (V+ to MID terminals) is not feasible due to the XM3's terminal arrangement; therefore, testing on the high-side short condition was not conducted.

2.1 Test Setup

Due to the XM3's sizable gate charge characteristics, the Si828x circuits have some external components to increase the current drive and provide control to the XM3 SiC FET gates. Below are short descriptions of the external components:

1. Q1 and Q2: Increase current drive
2. RI: sets DESAT detection timing
3. RSS: set soft shutdown timing
4. RH: sets turn-on switching speed
5. RL: set turn-off switching speed

Figure 2.1. Simplified Schematic of the Driver Circuit and a Shorted Upper SiC MOSFET

Cooper bus short across the low-side XM3 half-bridge SiC FET module (Half-Bridge - to MID terminals)

Figure 2.2. Low-Side Short Circuit Setup with Large Copper Bus Bar

The Si828x gate driver circuits can be tuned to provide robust protection against short-circuit conditions. The tuning process requires selecting the component described in the simplified driver circuit schematic above to achieve a DESAT response time of less than 1 µs (from the time the $I_{DS}$ current goes above 0 A and back to 0 A) while ensuring that the $I_{DS}$ peak current and the $V_{DS}$ voltage spike levels stay below the XM3's rating. This tuning process is documented in AN1288: Si828x External Enhancement Circuits.
2.2 Short Circuit Test Results

Table 2.1 DESAT Test Results on page 13 and the following scope plots summarize three data points for consideration. Notice from the data in the table that the values of RI control the Si828x detection time directly. Additionally, since the $I_{DS}$ peak current is directly proportional to the detection time, $I_{DS}$ peak current is also affected by the value of RI. The RSS value controls the SSD duration (Soft Shutdown duration) and the $V_{DS}$ voltage spike. The RSS value has some effect on the $I_{DS}$ peak current as well.

Due to the optimized layout of the KIT-CRD-CIL12N-XM3 CIL evaluation board plus the XM3 module’s internal low parasitic inductance, the $V_{DS}$ voltage spike is insignificant in all tests cases. This low-voltage spike allows short circuit tests at 1 kV dc rail. Bear in mind that application circuits with larger parasitic inductance induce higher voltage spikes; therefore, larger RSS or reduced operating dc rail may be required to ensure that the $V_{DS}$ voltage spike is kept below the XM3 voltage rating.

Si828x DESAT performance for all test cases summarized in the table below demonstrates that the Si828x protected the XM3 well. For slightly lower power dissipation (larger RSS value), the Skyworks Si828x-AW-GDB evaluation boards are built with the component values listed in Figure 2.5 Si828x 625 ns DESAT response time with RI = 2.2 kΩ, RH = RL = 1 Ω, RSS = 4.02 Ω on page 15.

Table 2.1. DESAT Test Results

<table>
<thead>
<tr>
<th>Figure #</th>
<th>RT36/R1</th>
<th>R346/RSS</th>
<th>R350/RH</th>
<th>R351/RL</th>
<th>Response</th>
<th>Detection</th>
<th>SSD</th>
<th>+ DC Rail</th>
<th>VDS Spike</th>
<th>$I_{DS}$ Peak</th>
</tr>
</thead>
<tbody>
<tr>
<td>2.3</td>
<td>3.3 kΩ</td>
<td>4.02</td>
<td>1</td>
<td>1</td>
<td>800 ns</td>
<td>320 ns</td>
<td>800 ns</td>
<td>1000 V</td>
<td>1040 V</td>
<td>900 A</td>
</tr>
<tr>
<td>2.4</td>
<td>2.2 kΩ</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>560 ns</td>
<td>280 ns</td>
<td>600 ns</td>
<td>1000 V</td>
<td>1075 V</td>
<td>650 A</td>
</tr>
<tr>
<td>2.5</td>
<td>2.2 kΩ</td>
<td>4.02</td>
<td>1</td>
<td>1</td>
<td>625 ns</td>
<td>280 ns</td>
<td>800 ns</td>
<td>1000 V</td>
<td>1040 V</td>
<td>675 A</td>
</tr>
</tbody>
</table>

Figure 2.3. Si828x 800 ns DESAT response time with RI = 3.3 kΩ, RH = RL = 1 Ω, RSS = 4.02 Ω
Figure 2.4. Si828x 560 ns DESAT response time with RI = 2.2 kΩ, RH = RL = 1 Ω, RSS = 1 Ω
**Figure 2.5.** Si828x 625 ns DESAT response time with $RI = 2.2 \, k\Omega$, $RH = RL = 1 \, \Omega$, RSS = 4.02 $\Omega$
3. Crosstalk

In the XM3 half-bridge power circuit shown in the figure below, the S1 and S2 switching devices are stacked in series and connected to the high-voltage Vdc. In this configuration, there must be only one switching device in the On state at any point in time. If both S1 and S2 are on simultaneously, substantial current flow from Vdc through S1 and S2 can cause excessive power loss and possible damage to the S1 and S2 (a condition known as current shoot-through). The PWM signals that drive the gates of S1 and S2 are conditioned to absolutely avoid turning on both S1 and S2 at the same time. However, during S2 high-speed turn-on (S1 is turning off), the voltage at the MID terminal is rapidly going toward Vdc + (large dv/dt) and induces Miller current flow through the gate of S1, across RL and generates a positive voltage at the gate of S1. Depending on the dv/dt level and the total impedance in series with RL, the Miller voltage spike can become larger than the gate threshold voltage (Vth), turn on S1 momentarily, and cause shoot-through current across S1 and S2. A similar condition occurs in the opposite switching condition when S1 turns on while S2 turns off and can cause a shoot-through condition as well.

The Si828x gate driver has bipolar power supplies to provide a negative voltage to the gate of S1 or S2 in the Off state to alleviate the effect of the Miller voltage spike. It is essential to validate that the Miller voltage spike at the gate can never go above the XM3 gate threshold voltage.

3.1 Crosstalk Board Setup

The figure below illustrates the crosstalk test circuit. In this test, S1 was held in the Off state while a function generator controlled the gate of S2. The gate voltage of S1 was monitored while S2 was switched. The current in the inductor Lo grew as S2 was pulsed on multiple times and allowed crosstalk testing at the different current levels.

![Crosstalk Test Circuit](image-url)
3.2 Crosstalk Test Results

The following scope plots show the behavior of the lower gate S1 as the upper S2 SiC FET is turned on.

Figure 3.2. Crosstalk Test RH = RL = 1 Ω, $V_{DS} = 600\, V$, Lo = 14 µH

Figure 3.3. Crosstalk Test RH = RL = 1 Ω, $V_{DS} = 600\, V$, Lo = 14µH, $I_{DS} = 400\, A$ (Zoomed)
Figure 3.4. Crosstalk Test RH = RL = 1 Ω, V_{DS} = 800 V, Lo = 14µH

Figure 3.5. Crosstalk Test RH = RL = 1 Ω, V_{DS} = 800 V, I_{DS} = 400A, Lo = 14 µH (Zoomed)
Figure 3.6. Crosstalk Test RH = RL = 0 Ω, V_{DS} = 600 V, Lo = 14µH

Figure 3.7. Crosstalk Test RH = RL = 0 Ω, V_{DS} = 600 V, I_{DS} = 400A, Lo = 14 µH (Zoomed)
Figure 3.8. Crosstalk Test RH = RL = 0 Ω, V_{DS} = 800 V, Lo = 14 µH

Figure 3.9. Crosstalk Test RH = RL = 0 Ω, V_{DS} = 800 V, Lo = 14 µH (Zoomed)
The table below summarizes the crosstalk test data. It shows that even under extreme conditions with 0 Ω gate resistors and \( \text{dv/dt} = 25 \text{ V/ns} \) the driver can keep the low-side XM3 SiC MOSFET safely turned off at \(< -2 \text{ V}\), which is well below the minimum XM3 threshold voltage of \( V_{\text{th}} = 2 \text{ V}\).

**Table 3.1. Crosstalk Test Results**

<table>
<thead>
<tr>
<th>Figure #</th>
<th>R348/R(_H)</th>
<th>R349/R(_L)</th>
<th>Vdc (V)</th>
<th>IDS (A)</th>
<th>( \text{dv/dt} ) (kV/ns)</th>
<th>VG-max (V)</th>
</tr>
</thead>
<tbody>
<tr>
<td>15</td>
<td>1</td>
<td>1</td>
<td>600</td>
<td>200</td>
<td>17</td>
<td>-2.2</td>
</tr>
<tr>
<td>15 (Z)</td>
<td>1</td>
<td>1</td>
<td>600</td>
<td>400</td>
<td>16</td>
<td>-2.4</td>
</tr>
<tr>
<td>16</td>
<td>1</td>
<td>1</td>
<td>800</td>
<td>200</td>
<td>16</td>
<td>-2.4</td>
</tr>
<tr>
<td>16 (Z)</td>
<td>1</td>
<td>1</td>
<td>800</td>
<td>400</td>
<td>16</td>
<td>-2.4</td>
</tr>
<tr>
<td>17</td>
<td>0</td>
<td>0</td>
<td>600</td>
<td>200</td>
<td>25</td>
<td>-1.9</td>
</tr>
<tr>
<td>17 (Z)</td>
<td>0</td>
<td>0</td>
<td>800</td>
<td>400</td>
<td>23.5</td>
<td>-2.1</td>
</tr>
<tr>
<td>18</td>
<td>0</td>
<td>0</td>
<td>600</td>
<td>200</td>
<td>23</td>
<td>-2.2</td>
</tr>
<tr>
<td>18 (Z)</td>
<td>0</td>
<td>0</td>
<td>800</td>
<td>400</td>
<td>23</td>
<td>-2.2</td>
</tr>
</tbody>
</table>
4. Switching Loss Testing

Switching loss testing was performed using a double-pulse test circuit, as illustrated in the figure below. This test measures the XM3 power loss during switching. Compared to the data sheet’s XM3 switching loss, it verifies that the gate drivers have sufficient source and sink current capability to drive the XM3 SiC FET module with minimum switching loss.

![Switching Loss Test Circuit](image)

4.1 Switching Loss Board Setup

In this test, S1 and S2 were driven by a two channel function generator to build up current through the air-core Lo inductor. Every time S1 is switched on (S2 is switched off), the current in Lo is ramped up and when S1 is switched off (S2 is switched on), Lo current is maintained through S2. This cycle is repeated multiple times to facilitate switching loss measurement on S1 at different current levels.
4.2 Switching Loss Test Results

An oscilloscope was used for switching loss measurements. The oscilloscope's math function integrates the product of S1's $V_{DS}$ and $I_{DS}$ over time to provide switching loss data. The scope image in the following figure indicates that S1 was turned on five times to ramp the $I_{DS}$ current for switching loss measurement.

Figure 4.2. Switching Loss Test $R_H = R_L = 1 \text{ } \Omega$, $L_o = 14 \mu \text{H}$, $I_{DS} = 0 \text{ A-780 } \text{A}$, $V_{DS} = 600 \text{ V}
Figure 4.3. Switching Eoff Loss $R_H = R_L = 1 \Omega$, $I_DS = 650 \, A$, $L_0 = 14 \, \mu H$, ($V_{DS} = 600 \, V$)

Figure 4.4. Switching Loss vs. Drain Current $R_H = R_L = 1 \Omega$ ($V_{DS} = 600 \, V$)

Condition:
$T_{\text{J}} = 25 \, ^\circ C$
$V_{DS} = 600 \, V$
$R_G = 1 \, \Omega$
$V_{GS} = -4/+15 \, V$
$L = 14 \, \mu H$
Figure 4.5. Switching Eon Loss $R_H = R_L = 1 \, \Omega$, $L = 14 \, \mu H$, $I_{DS} = 500 \, A$, $V_{DS} = 800 \, V$

Condition:
$T_{VJ} = 25 \, ^{\circ}\!C$
$V_{DS} = 800 \, V$
$R_G = 1 \, \Omega$
$V_{GS} = -4/+15 \, V$
$L = 14 \, \mu H$

Figure 4.6. Switching Loss vs. Drain Current $RH = RL = 1 \, \Omega$ ($V_{DS} = 800 \, V$)
Figure 4.7. Switching Eoff Loss RH = RL = 0.5 Ω, Lo = 14 µH, IDS = 460 A, VDS = 600 V

Condition:

\[ V_{DS} = 600 \text{ V} \]
\[ R_G = 0.5 \Omega \]
\[ V_{GS} = -4/+15 \text{ V} \]
\[ L = 14 \mu \text{H} \]

Figure 4.8. Switching Loss vs. Drain Current RH = RL = 0.5 Ω (VDS = 600 V)
Figure 4.9. Switching Eon Loss $R_H = R_L = 0.5 \, \Omega$, $L_o = 14 \, \mu H$, $I_{DS} = 500 \, A$, $V_{DS} = 800 \, V$

Condition:
- $T_{VJ} = 25 \, ^\circ C$
- $V_{DS} = 800 \, V$
- $R_G = 0.5 \, \Omega$
- $V_{GS} = -4/15 \, V$
- $L = 14 \, \mu H$

Figure 4.10. Switching Loss vs. Drain Current $R_H = RL = 0.5 \, \Omega$ ($V_{DS} = 800 \, V$)
Figure 4.11. Switching Eoff Loss $R_H = R_L = 0 \, \Omega$, $L_o = 14 \, \mu\text{H}$, $I_{DS} = 650 \, \text{A}$, $V_{DS} = 600 \, \text{V}$

Figure 4.12. Switching Loss vs. Drain Current $R_H = R_L = 0 \, \Omega$ ($V_{DS} = 600 \, \text{V}$)
Figure 4.13. Switching Eoff Loss $R_H = R_L = 0 \, \Omega$, $L_o = 14 \, \mu H$, $I_{DS} = 700 \, A$, $V_{DS} = 800 \, V$

Figure 4.14. Switching Loss vs. Drain Current $R_H = R_L = 3.3 \, \Omega$ ($V_{DS} = 800 \, V$)

The following figures summarize total switching loss versus gate resistors at 600 V and 800 V, respectively. These switching loss results demonstrate the effect of different gate resistances on the switching losses and confirm that the Si828x gate driver circuit can drive the SiC FETs with a low, 0.5 gate resistor.
Figure 4.15. Total Switching Loss vs. Rg (R_H = R_L), V_DS = 600 V

Condition:
T_V = 25 °C
V_DS = 600 V
V_GS = -4/+15 V
L = 14 µH

Figure 4.16. Total Switching Loss vs. Rg (R_H = R_L), V_DS = 800 V

Condition:
T_V = 25 °C
V_DS = 800 V
V_GS = -4/+15 V
L = 14 µH
5. Conclusion

The above data demonstrate that the Skyworks Si828x gate driver circuits perform well with the Wolfspeed XM3 SiC FET module in critical characterization tests. The Si828x's DESAT protection circuit has a fast response time (less than 1µs) to minimize $I_{DS_{peak}}$ current and power dissipation on the XM3 module and reliably protects it under repeated extreme shorted conditions. The Si828x's DESAT circuits also provide flexible control, so designers can set the response timing, soft shutdown timing, and voltage spike levels for optimized protection.

The Skyworks Si828x driver was tested with the Wolfspeed 1.2 kV, 450 A CAB450M12XM3 SiC module and demonstrated sufficient drive strength to switch the part quickly, minimizing switching loss. The switching loss data with $R_g = 0.5 \ \Omega$ looks similar to the switching loss in the CAB450M12XM3 data sheet. Furthermore, the Si828x demonstrated immunity to both crosstalk and high common-mode transients present in a hard-switched SiC FET topology, and the Miller Clamp and negative gate bias eliminated dv/dt-induced turn-on. The specific Skyworks drivers evaluated in this test were the Si8284 and the Si8285, but the entire Si828x series of drivers offers the same short-circuit protection and CMTI capabilities.

Together, Skyworks' Si828x family of drivers and Wolfspeed's XM3 SiC module tested in this report enable high-efficiency, robust power conversion.
6. Revision History

Revision 206423A

November, 2022
- Updated decimal-based revision numbering system to alpha-numeric revision code.
- Updated 1.1 Si828x Isolated Gate Driver.
  - Updated Figure 1.1 Si8285 and Si8284 Gate Drivers on page 3.
  - Updated Figure 1.2 Low-Voltage Signals and I/O on page 4.
  - Updated Figure 1.7 Si828x-AW-GDB Evaluation Board on page 9.

Revision 0.1

March, 2022
- Initial release.