# AN1009: Driving MOSFET and IGBT Switches Using the Si828x 

The Si828x products integrate isolation, gate drivers, fault detection protection, and operational indicators into one package to drive IGBTs and MOSFETs as well as other gated power switch devices. Most Si828x products (except the Si8286) have three separate output pins to provide independent rise and fall time settings and low impedance clamping to suppress Miller voltage spikes. This application note provides guidance for selecting the external components necessary for operation of the driver.

The figure below depicts an isolated gate drive circuit with three output pins for driving the gate of the IGBT. Input signals from the IN+ pin are RF encoded to transmit across the isolation barrier, and the RF signal is decoded back to its original signal format on the secondary side to connect to the driver input. The driver has three output pins. The VH pin provides positive drive current to turn the IGBT on while the VL pin provides sinking current to turn the IGBT off. The VH and VL pins are connected to the gate of the IGBT through the RH and RL resistors. The CLMP pin is connected to the gate of the IGBT directly to provide a low-impedance clamp between the IGBT Gate and Source terminals during the off time. This low-impedance CLMP connection prevents the high Miller current from generating voltage spikes that might be higher than $\mathrm{V}_{\text {th }}$ and turn the IGBT on during the off period. The following sections will explain the operation of the gate drive circuits in more detail.

## KEY FEATURES

- Simple Driver with One Output
- Driver with Independent Rise and Fall
- Driver with Miller Clamp
- Driver Power Dissipation
- Gate Resistor Calculations
- DESAT Detection and Protection
- Half-Bridge Shoot-Through Current
- Example Design



## 1. IGBT and MOSFET Gate Drive Models

The figure below shows the simple driver with one output pin driving the gate of a MOSFET through the gate resistor Rg. Since both gate charging and discharging current levels are determined by Rg , the rise and fall times are the same. This driver model works well for applications where independent rise and fall time is not necessary and the Miller current generated by the dV/dt at the MOSFET Drain terminal through the parasitic $\mathrm{C}_{\mathrm{GD}}$ is small, hence a Miller clamp is not needed.


Figure 1.1. Simple Driver Model
The figure below illustrates a driver with separated VH and VL (separate output high and output low) pins that allows independent setting of the switch's turn ON and OFF times. This capability is quite helpful in half-bridge configuration (Figure 2.3 Half-Bridge Circuit with Three-Output-Pins Driver on page 5) where the speed of the turn ON and OFF are aligned to minimize shoot-through current (see section 2.1). The low-impedance Miller clamping pin (CLMP) attenuates the Miller voltage spikes and renders the driver with three output pins more suitable for driving high power MOSFET/IGBT with larger input gate $\mathrm{C}_{G S}$ and $\mathrm{C}_{\mathrm{DS}}$ capacitances.


Figure 1.2. Driver Model with Three Output Pins

The following figure demonstrates an option for the Simple Driver circuit to achieve independent control of the rise and fall times by the use of the steering diode. It is recommended to use $100 \mathrm{~V}, 1 \mathrm{~A}$ fast diode, similar to an ES1B diode, to ensure adequate turn-off speed and meet the operational voltage-current requirements of the driver circuit. Note that since the turn off current flows through both $R H$ and $R L$, adjustment to the $R L$ value is required to ensure the desired turn-off transition time (see 3.1 Calculating $R_{H}, R_{L} G_{\text {ate }}$ Resistors).


Figure 1.3. Simple Driver with Independent Rise and Fall Times

## 2. Switching Characteristics

Since IGBTs and MOSFETs are gated power switch devices there is no gate current flow during the ON and OFF states, and the voltage level at the gate controls the device between the ON and OFF states. However, there are parasitic capacitors between gate to source $\left(\mathrm{C}_{\mathrm{GS}}\right)$ and gate to drain $\left(\mathrm{C}_{\mathrm{GD}}\right)$ that require rapid charging and discharging during switching. The figure below provides graphical presentation for the gate voltage and current characteristics.


Figure 2.1. Gate Current during Switching

Turning the power switch ON and OFF requires current flow to charge and discharge the gate capacitors. Power switch datasheets provide the total gate charge ( $Q_{t o t a l}$ ) required to switch a device between the ON and OFF state. The larger the available gate current, the less time it takes to provide the switching gate charge. Equation 1 defines the relationship between the gate current $\mathrm{I}_{\mathrm{g}}$, the total gate charge $Q_{\text {total }}$, and the switching transition time t .

$$
Q_{\text {total }}=I_{g} \times t \quad \text { or } \quad I_{g}=\frac{Q_{\text {total }}}{t}
$$

## Equation 1. Gate Charge, Gate Current over Transition Time

From the above equation, it is easy to see that the switching time can be reduced with higher gate current. The figure below illustrates faster switching time (compared to the figure above) with higher gate current.


Figure 2.2. Higher Gate Current Reduces Switching Time

### 2.1 Coordinating RH and RL Values to Minimize Shoot-Through Current

The following figure illustrates a half-bridge power circuit with three-output-pin drivers. This type of power circuit can suffer shootthrough current (current created when both QH and QL are ON) if driven by complementary ( $+\mathrm{IN},-\mathrm{IN}$ ) input signals and having the same values for $R H$ and RL.


Figure 2.3. Half-Bridge Circuit with Three-Output-Pins Driver
Moreover, power devices are not idealistic switches and the transition between ON and OFF states does not occur cleanly. There is a period, during the switching transition when both switches are in the half-on and half-off state. This condition allows current from the HV-DC rail to flow directly through both QH and QL to ground (see figure above). Shoot-through current dissipates excessive amounts of power in the switching devices since it flows directly across the high voltage dc rail. This is part of switching loss and should be minimized for robust operation.


Figure 2.4. Shoot-Through Current at Switching, RH = RL
One method to minimize shoot through current is to turn the switches on slowly and to turn them off quickly. This method ensures that one device is closer to a complete turned-off state before the other one is turned on. This method can be easily implemented with the 3-output-pin driver by having larger RH and smaller RL resistor values. A large RH value reduces the charging current to the gate capacitor and lengthens the turn-on time while the smaller RL value speeds up the turn-off time. The figure below illustrates a smaller shoot-through current using this method where RH >> RL.


Figure 2.5. Lower Shoot-Through Current, RH >> RL

Notice that this RH >> RL method for minimum shoot-through current can also be implemented on the simple driver with one output pin by adding a steering diode to the gate circuit (see Figure 1.3 Simple Driver with Independent Rise and Fall Times on page 3).

## 3. Turn-On Characteristics

In the MOSFET circuit in Figure 1.2 Driver Model with Three Output Pins on page 2, the gate capacitances, $\mathrm{C}_{\mathrm{GS}}$ and $\mathrm{C}_{\mathrm{GD}}$, need to be charged to a critical voltage level (bringing $\mathrm{V}_{\mathrm{GS}}$ toward $\mathrm{V}_{\mathrm{th}}$ ) to initiate $\mathrm{I}_{\mathrm{DS}}$ current flow ( $\mathrm{t} 0-\mathrm{t} 1$ in the figure below). The IDS increases rapidly as $V_{G S}$ goes above $V_{\text {th }}$ ( $\mathrm{t} 1-\mathrm{t} 2$ in the figure below) and it reaches its maximum current level when $\mathrm{V}_{\mathrm{GS}}$ reaches a voltage point that generates $\mathrm{l}_{\mathrm{DS}-\mathrm{max}}=\mathrm{VDD} / \mathrm{Z}_{\mathrm{L}}$.

After the $\mathrm{I}_{\mathrm{DS}}$ reached its maximum level at t 2 , the $\mathrm{V}_{\mathrm{DS}}$ voltage drops rapidly resulted in a large $\mathrm{dV} / \mathrm{dt}$ at the Drain terminal. This $\mathrm{dV} / \mathrm{dt}$ sinks large current flow from of the gate of the device through $\mathrm{C}_{\mathrm{GD}}$. This is the Miller current flow and the $\mathrm{dV} / \mathrm{dt}$ effectively "amplifies" the current through $\mathrm{C}_{\mathrm{GD}}$. The driver's current must counter the Miller current and results in a constant voltage (almost constant) level at the gate during the Miller current flow period ( t 2 to t 3 ). The $\mathrm{d} \mathrm{V} / \mathrm{dt}$ at the Drain terminal ends at t 3 when the $\mathrm{V}_{\mathrm{DS}}$ reaches $\mathrm{V}_{\mathrm{DS} \text {-min }}=$ Ron $x I_{D S-m a x}$. From this point on, any further increase in gate voltage does not affect the drain to source current and the driver current continues to charge $C_{G S}$ and $C_{G D}$ toward the driver's $V_{D R V}$ voltage level.


Figure 3.1. Turn-On Characteristics
The figure below provides the relationship between the gate voltage VGS and the gate charge $Q_{g}$ during the turn on switching transition. Notice that this curve looks similar to the $V_{G S}$ vs. time curve in the above figure.

- Between t0-t1-t2: The gate current charges $\mathrm{C}_{\mathrm{GS}}, \mathrm{C}_{\mathrm{GD}}$ and the gate voltage $\mathrm{V}_{\mathrm{GS}}$ increases linearly.
- Between t2-t3: The gate current charges $\mathrm{C}_{G S}$ and mainly the larger $\mathrm{C}_{G D \_}$Miller cap ( $\mathrm{C}_{G D}$ with the presence of $\mathrm{dV} / \mathrm{dt}$ at the Drain terminal). The driver current is sourcing the Miller current and results in no increase in the $\mathrm{V}_{G S}$ voltage.
- Between t3-t4: The gate current charges $\mathrm{C}_{\mathrm{GS}}, \mathrm{C}_{\mathrm{GD}}$, and $\mathrm{V}_{\mathrm{GS}}$ increases linearly.

This $V_{G S}$ vs. $Q_{g}$ curve is unique for each power switch device and is available in the power switching device's data sheet. It is an important parameter as it is used to calculate the values of the RH , and RL gate resistors as will be illustrated in an example later in this application note.


Figure 3.2. $\mathrm{V}_{\mathrm{GS}}$ vs. Gate Charge

### 3.1 Calculating $R_{H}, R_{L}$ Gate Resistors

The switching transition time depends on how quickly the total gate charge $Q_{g}$ is delivered, which in turn, depends on the amplitude of the gate current. Therefore, transition times ( $t_{\text {rise }}$ and $\mathrm{t}_{\text {fall }}$ ) can be controlled by selecting the values of the gate resistors to a desired gate current levels. From Equation 1 and the information in the above figure, the gate current required to switch the power device between the ON and OFF states can be approximated:

$$
I_{g_{-} o n}=\frac{Q_{g}}{t_{\text {rise }}} ; I_{g_{-} o f f}=\frac{Q_{g}}{t_{\text {fall }}}
$$

## Equation 2. Gate Current

Notice that for the driver with three output pins, the gate turn-on ( $\mathrm{I}_{\mathrm{g} \_}$on $)$and turn-off current ( $\mathrm{I}_{\mathrm{g} \_ \text {off }}$ ) can be different for applications with different rise, and fall time requirements. For the driver with one output pin (see front page figure), the rise and fall times are the same since both charging and discharging currents flow through the same $\mathrm{R}_{\mathrm{g}}$ resistor.

The $R_{H}$ can be calculated using Ohm's law and the driver's operating voltage VDDB (VDRV)

$$
R_{H}=\frac{V D D B}{I_{g_{-} o n}}-R_{O H}
$$

## Equation 3. $\mathbf{R}_{\mathbf{H}}$ Resistor

The power switch turn-off process is the reverse of the turn-on phenomenon. The gate charge built up during the turn-on transition must be removed to bring the power device to a fully off state. The gate voltage from the ON state is equal to VDDB (sustained by the gate capacitors). This voltage level needs to "discharge" to 0 V to turn off the power device.

$$
R_{L}=\frac{V D D B}{I_{g_{-}} o f f}-R_{O L}
$$

## Equation 4. $\mathrm{R}_{\mathrm{L}}$ Resistor

The calculation for $R_{L}$ in the simple driver circuit with steering diode in Figure 3 requires additional adjustment to reflect the fact that the turn off current flows through both $R_{H}$ and $R_{L}$. Using the calculated $R_{L}$ value from Equation 4, the actual $R_{L}$ value can be derived from the parallel equation for $R_{H}$ and $R_{L}$.

$$
R L_{\text {adjusted }}=\frac{R L \times R H}{R H-R L}
$$

Equation 5. Adjusted for $\mathbf{R}_{\mathrm{L}}$ Circuit in Figure 1.3 Simple Driver with Independent Rise and Fall Times on page 3

### 3.2 RH, RL Power Dissipation

In Figure 1.2 Driver Model with Three Output Pins on page 2, the current flows through resistors RH and RL to charge and discharge the gate capacitors. Depending on the switching frequency, VDDB voltage level, and the total gate charge of the power switch device, the power dissipation on these gate resistors must be considered. Therefore, proper package selections are required to ensure that the resistors can handle the power dissipation appropriately. Power dissipation on the gate resistors occurs only during the turn-on and turn-off transitions.

Upon turn-on, current flows from VDDB through the $\mathrm{R}_{\mathrm{OH}}$ (Si828x internal source impedance) and RH resistors (see figure below) to charge the gate capacitor, Cg . At the end of the turn-on transition, the voltage at the gate capacitor reached the VDDB level. Half of the total charging energy from VDDB is stored in the gate capacitor and the other half is dissipated on the gate resistors $R H$ and $R_{O H}$. The power dissipation on the resistor is split between $\mathrm{R}_{\mathrm{OH}}$ and RH proportionally to their resistance.

Dissipate $1 / 2 \mathrm{CV}^{2}$ as heat


Figure 3.3. $\mathbf{R}_{\mathbf{g}}$ Turn-On Power Dissipation

$$
P_{R H}=\frac{1}{2} f C_{g} V D D B^{2}\left\{\frac{R H}{R_{\mathrm{OH}}+R H}\right\}=\frac{1}{2} f Q_{g} V D D B\left\{\frac{R H}{R_{\mathrm{OH}}+R H}\right\}
$$

Equation 6. RH Power Dissipation
Upon turn-off, current flows from Cg through RL and $\mathrm{R}_{\mathrm{OL}}$ to ground (see figure below) to discharge the Cg stored energy (from turn on). The voltage on Cg begins at VDDB voltage level and ends at ground voltage level, and all stored capacitive energy is dissipated on resistors RL and $\mathrm{R}_{\mathrm{OL}}$.

$$
P_{R L}=\frac{1}{2} f Q_{\mathrm{g}} V D D B\left\{\frac{R L}{R_{\mathrm{OL}}+R L}\right\}
$$

Equation 7. RL Power Dissipation

Dissipate $1 / 2 \mathrm{CV}^{2}$ as heat (from Cg )


Figure 3.4. Rg Turn-Off Power Dissipation

For the driver circuit with only one Rg gate resistor (see front-page figure), both turn-on and turn-off current flow through the same Rg resistor. The power dissipation on Rg is the sum of the turn-on and turn off power.

$$
P_{R g}=\frac{1}{2} f C_{g} V D D B^{2}\left\{\frac{R g}{R_{\mathrm{OH}}+R g}\right\}+\frac{1}{2} f C_{g} V D D B^{2}\left\{\frac{R g}{R_{\mathrm{OL}}+R g}\right\}
$$

The above equation can be simplified as follows:

$$
\begin{gathered}
P_{R g}=\frac{1}{2} f C_{g} V D D B^{2}\left\{\frac{R g}{R_{\mathrm{OH}}+R_{g}}+\frac{R g}{R_{\mathrm{OL}}+R_{g}}\right\} \\
\text { where } \mathrm{C}_{\mathrm{g}}=\mathrm{Q}_{\text {total }} / \mathrm{V}_{\mathrm{DDB}}
\end{gathered}
$$

## Equation 8. Rg Power Dissipation

## 4. DESAT Detection and Soft Shutdown Control

The Si828x has a comparator with its input connected to the DSAT pin to monitor the power switch VCE voltage during on time (when VH is in the high state) to ensure that the power switch is fully on (VDS $<7 \mathrm{~V}$ ). The DSAT pin is connected to the Collector of the switching device through a diode, and the $\mathrm{R}_{\text {DSAT }}$ resistor (see the figure below), thus the voltage at the DSAT pin is approximately the same as the voltage at the collector of the switching device with respect to VMID.


Figure 4.1. DESAT Circuit
If the voltage on the DSAT pin exceeds 7 V during on-time, the Si828x shuts down the output (turn off VH PMOS after $\mathrm{t}_{\text {FLT }}$ delay; see the figure below) and initiates soft shutdown (after $\mathrm{t}_{\text {DSAT }}$ to SS delay) to protect the power switch.


Figure 4.2. DESAT and Soft Shutdown

The internal soft shutdown NMOS is connected to the same VH pin (see the figure below). It has higher impedance (Rss $=60 \Omega$ ) compared to the NMOS at the VL pin $(1 \Omega)$. Due to the presence of the parasitic inductance in the loop, turning the power switch off too quickly under a high fault current condition can generate a high voltage spike at the power switch collector. To avoid the high turn-off voltage spike, only the soft shutdown NMOS is turned on under DSAT shutdown (while the VL NMOS is kept in the off state). The gate capacitance of the power switch is discharged through the RH and the internal Rss at a much lower rate to allow the power switch to dissipate residual energy from the circuit's parasitic inductance under high fault current condition.


Figure 4.3. Driver Outputs
The internal Rss (60 $\Omega$ ) and a RH = $20 \Omega$ provide a typical soft shutdown duration of $2 \mu \mathrm{~s}$ (for 250 nC of total gate charge, Qg.) If a longer soft shutdown period is required, steering diode (ES1B or similar) can be added to the VH pin to allow installation of a larger external soft shutdown resistor (see figure below).

$$
t s s d=5 \times R \times C
$$

where $\mathrm{R}=\mathrm{R}_{\mathrm{SS}}+\mathrm{RH}$ (no steering diode) or $\mathrm{R}=\mathrm{R}_{\mathrm{SS}}+\mathrm{R}_{\mathrm{EX}} \mathrm{SS}$ (with steering diode) and $\mathrm{C}=\mathrm{Q}_{\mathrm{g}} / \mathrm{V}_{\mathrm{DDB}}$
Equation 11. Soft Shutdown Timing


Figure 4.4. External Soft Shutdown Resistor

Since the turn-on gate current in the above figure flows through both $R_{E X-S S}$ and $R H$, the value of the $R H_{\text {adjusted }}$ can be derived from the parallel equation for RH and $\mathrm{R}_{\mathrm{EX} \text {-ss. }}$

$$
R H_{\text {adjusted }}=\frac{R H \times R_{E X_{-} S S}}{R_{E X_{-} S S}-R H}
$$

## Equation 11. Adjusted RH for Driver with SS Steering Diode

### 4.1 Miller Clamp

Figure 4.3 Driver Outputs on page 13 includes the internal block diagram for the CLMP pin. The internal CLMP NMOS is activated during the off period and when the voltage at the CLMP goes below 2 V . The internal CLMP comparator has hysteresis to ensure stable turn on under noisy conditions. To minimize the Miller voltage spike, it is recommended to connect the CLMP pin directly to the gate of the power switching device so that the low impedance internal NMOS CLMP driver can secure the gate directly to VSSB.

## 5. DSAT Fault Indication and Fault Reset

Right after the DSAT condition is detected (VDSAT $>7 \mathrm{~V}$ ), the fault indication is propagated toward the FLTb pin and arrives after the TDSAT delay (see Figure 4.2 DESAT and Soft Shutdown on page 12). The DESAT fault condition can be cleared by bringing the RSTb pin low for a minimum duration of 50 ns. Notice that the RSTb input is level-sensitive reset logic and keeping RSTb low, continues to reset the driver output. The recommended fault condition clearing sequence is to bring the input signals at the IN pins to low logic level and then pulse the RSTb pin low for a minimum duration of 50 ns . The driver is now ready to drive the power switch with input signals from the IN pins.

## 6. DSAT Blanking Timer Control

Due to delay when it is turned on, the VDS voltage of the power switch can stay at the high voltage VDD level for a while (see Figure 3.1 Turn-On Characteristics on page 7, t0-t2) and only transition low after the IDS current reached its maximum level. This means that the VDS voltage can be as high as a few hundreds of volts (VDD) for some time after the driver output has gone high. This high voltage at the DSAT pin can trigger the DSAT detection. To alleviate this false premature DSAT detection event, an external capacitor $\mathrm{C}_{\mathrm{BL}}$ can be used to set the blanking period according to Equation 12.

$$
C_{B L}=t_{\text {Blanking }} \times \frac{I_{c h g}}{V_{D S A T}}
$$

Where:

$$
\begin{aligned}
& V_{\text {DSAT }}=7 \mathrm{~V}(\text { Si828x internal comparator }) \\
& \mathrm{I}_{\mathrm{chg}}=250 \mu \mathrm{~A}(\mathrm{Si} 8286) \\
& \mathrm{I}_{\mathrm{chg}}=1 \mathrm{~mA}(\text { other Si828x })
\end{aligned}
$$

## Equation 12. Blanking Cap CBL

In most applications, the switching transition period is typically around a couple hundred nanoseconds. Therefore, recommended blanking period is $3 \mu$ s to provide ample delay for the VDS to reach to its low on-time voltage level. The Si828x recommended blanking capacitor values are calculated as shown in the equation below.

Si8286: $C_{B L}=3 \times 10^{-6} \times \frac{250 \times 10^{-6}}{7}=100 p F$
Other Si828x: $C_{B L}=3 \times 10^{-6} \times \frac{1 \times 10^{-2}}{7}=390 p F$
Note: It is possible to change the $\mathrm{C}_{\mathrm{BL}}$ value to accomodate a specific blanking delay.

## 7. Driver's Power Dissipation Consideration

When all the driver's external gate component values are calculated, it is important to review the total power dissipation of the driver's package to make sure that the device's maximum junction temperature is not exceeded while operating within the desired temperature range. The power equations for the drivers are provided here for convenience.
Si8285, Si8286:
$P D=(V D D A)(I D D A)+(V D D B)(I D D B)+f \times Q_{\mathrm{int}} \times V D D B+\frac{1}{2}(f)\left(Q_{I G B T}\right)(V D D B)\left[\frac{R_{\mathrm{OH}}}{R_{\mathrm{OH}}+R H}+\frac{R_{\mathrm{OL}}}{R_{\mathrm{OL}}+R L}\right]$
Si8281-Si8284:
$P D=(V D D A)(I D D A)+1.05(V D D B)(I D D B)+1.05 \times f \times Q_{\mathrm{int}} \times V D D B+\frac{1.05}{2}(f)\left(Q_{I G B T}\right)(V D D B)\left[\frac{R_{\mathrm{OH}}}{R_{\mathrm{OH}}+R H}+\frac{R_{\mathrm{OL}}}{R_{\mathrm{OL}}+R L}\right]$
Note: The dc-dc circuit adds $5 \%$ higher power dissipation to the Si8281-84 packages.

Note: For system with -VSSB use the same equations but substitute VDDB=(VDDB + VSSB) to account for VSSB power source.

Where:
PD is the total Si828x device power dissipation (W).
IDDA is the input-side maximum bias current.
IDDB is the driver die maximum bias current.
Qint is the internal parasitic charge.
VDDA is the input-side VDD supply voltage.
VDDB is the total driver-side supply voltage.
f is the IGBT/MOSFET switching frequency $(\mathrm{Hz})$.
RH is the VH external gate resistor, RL is the VL external gate resistor ( $\mathrm{RH}=\mathrm{RL}=\mathrm{Rg}$ if using Rg only).
$\mathrm{R}_{\mathrm{OH}}$ is the $\mathrm{RDS}(\mathrm{ON})$ of the driver pull-up switch:
$\mathrm{R}_{\mathrm{OL}}$ is the $\mathrm{RDS}(\mathrm{ON})$ of the driver pull-down switch:

## Equation 9. Driver's Power Equations

The maximum driver's junction temperature can be calculated given the maximum operating ambient temperature and the driver thermal resistance in the data sheet.

$$
T_{j}=P D \times \theta_{j a}+T A
$$

Equation 10. Junction Temperature
See "AN1339: Driver Power Dissipation Considerations" for more information on applying the above equations to ensure a design using these devices stays within the safe thermal operating range of the device.

## 8. Design Example

Design a half-bridge power circuit using N -Channel MOSFETs with the following operating conditions:

1. $\operatorname{Imax}=20 \mathrm{~A}, \mathrm{HVDC}=400 \mathrm{~V}$
2. VDS-on $<1 \mathrm{~V}$ at 20 A to minimize loss
3. Rise time $=400 \mathrm{~ns}$, Fall time $=200 \mathrm{~ns}$
4. $\mathrm{Fsw}=200 \mathrm{kHz}$

## Solution:

1. Select a MOSFET with VDSS $=650 \mathrm{~V}$ for an approximate $40 \%$ voltage margin while operating at HVDC $=400 \mathrm{~V}$. The MOSFET data sheet provides the VGS vs total gate charge as shown in Figure $3.2 \mathrm{~V}_{\mathrm{GS}}$ vs. Gate Charge on page 8 and a similar figure as shown below provides the MOSFET output characteristic VDS vs. IDS.
2. Select the Si8285 driver with separated VH and VL pin to handle independent 400 ns rise and 200 ns fall times.


Figure 8.1. MOSFET Output Characteristics @ $\mathrm{Tj}=125^{\circ} \mathrm{C}$
3. Applying the given information from items 1 and 2 to the figure above, we see that the circuit would need VDDB $=\mathrm{VGS}=15 \mathrm{~V}$ to achieve 20 A with voltage drop VDS $=1 \mathrm{~V}$.
4. Figure 3.1 Turn-On Characteristics on page 7 indicates that it requires a total switching charge of $\mathrm{Qg}=250 \mathrm{nC}$ to drive the VGS from 0 V to 15 V .
5. Calculations.

From Equation 2:

$$
\begin{gathered}
I_{g_{-} o n}=\frac{Q_{g}}{t_{\text {rise }}} ; I_{g_{-} o f f}=\frac{Q_{g}}{t_{\text {fall }}} \\
I_{g_{-} o n}=\frac{250 \mathrm{nC}}{400 \mathrm{~ns}}=0.625 \mathrm{~A} ; \mathrm{I}_{g_{-} o f f}=\frac{250 \mathrm{nC}}{200 \mathrm{~ns}}=1.25 \mathrm{~A}
\end{gathered}
$$

From Equation 3, calculate RH:

$$
\begin{gathered}
R H=\frac{V D D B}{I_{g_{-} o n}} \\
R H=\frac{15 \mathrm{~V}}{0.625 \mathrm{~A}}=24 \Omega
\end{gathered}
$$

From Equation 6, calculate RH power dissipation:

$$
\begin{gathered}
P_{R H}=\frac{1}{2} f Q_{g} V D D B\left\{\frac{R H}{R \mathrm{OH}+R H}\right\} \\
P_{R H}=\frac{1}{2} 200 \mathrm{kHz} \times 250 \mathrm{nC} \times 15 \mathrm{~V} \times\left\{\frac{24}{2.48 \Omega+24 \Omega}\right\}=340 \mathrm{~mW}
\end{gathered}
$$

Select resistor package SMD 1210 for RH resistor to handle up to 0.5 W of power.
From Equation 4, calculate RL:

$$
\begin{gathered}
R L=\frac{V D D B}{I_{g_{-} o f f}} \\
R L=\frac{15 \mathrm{~V}}{1.25 \mathrm{~A}}=12 \Omega
\end{gathered}
$$

From Equation 7, calculate RL power dissipation:

$$
P_{R H}=\frac{1}{2} 200 \mathrm{kHz} \times 250 \mathrm{nC} \times 15 \mathrm{~V} \times\left\{\frac{12 \Omega}{0.84 \Omega+12 \Omega}\right\}=350 \mathrm{~mW}
$$

Select resistor package SMD 1210 for RL resistor to handle up to 0.5 W of power
DSAT Blanking Circuit: Using the standard $3 \mu$ s DSAT blanking circuit for Si8285 driver with CBL $=390 \mathrm{pF}, \mathrm{R} \_$DSAT $=100 \Omega$, and ES1J for 600 V D_DSAT diode.


Figure 8.2. Half-Bridge MOSFET Gate Example Circuit

## 9. Conclusion

In conclusion, this application note has provided users with an overview of gate power circuit and step-by-step calculations for the values of the external passive components, RH, RL, CBL, etc. used with the Si828x ISODrivers. The gate resistor (RH, RL) values are calculated based on the total gate charge required to transition the power switch between the ON and OFF states. Since the total gate charge value in the power device data sheet is for a typical device, it does not account for the variation between the power switches as well as the specific PCB trace impedances. Nevertheless, the gate resistor calculations in this application note provides a good approximation, and some fine tuning may be necessary to achieve optimized switching performance. The various control and protection features of the Si828x family have been discussed, and a half-bridge power circuit example has been provided.



Portfolio
www.skyworksinc.com


Quality
www.skyworksinc.com/quality


## Support \& Resources

www.skyworksinc.com/support

## Copyright © 2021 Skyworks Solutions, Inc. All Rights Reserved.

Information in this document is provided in connection with Skyworks Solutions, Inc. ("Skyworks") products or services. These materials, including the information contained herein, are provided by Skyworks as a service to its customers and may be used for informational purposes only by the customer. Skyworks assumes no responsibility for errors or omissions in these materials or the information contained herein. Skyworks may change its documentation, products, services, specifications or product descriptions at any time, without notice. Skyworks makes no commitment to update the materials or information and shall have no responsibility whatsoever for conflicts, incompatibilities, or other difficulties arising from any future changes.

No license, whether express, implied, by estoppel or otherwise, is granted to any intellectual property rights by this document. Skyworks assumes no liability for any materials, products or information provided hereunder, including the sale, distribution, reproduction or use of Skyworks products, information or materials, except as may be provided in Skyworks' Terms and Conditions of Sale.

THE MATERIALS, PRODUCTS AND INFORMATION ARE PROVIDED "AS IS" WITHOUT WARRANTY OF ANY KIND, WHETHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, INCLUDING FITNESS FOR A PARTICULAR PURPOSE OR USE, MERCHANTABILITY, PERFORMANCE, QUALITY OR NON-INFRINGEMENT OF ANY INTELLECTUAL PROPERTY RIGHT; ALL SUCH WARRANTIES ARE HEREBY EXPRESSLY DISCLAIMED. SKYWORKS DOES NOT WARRANT THE ACCURACY OR COMPLETENESS OF THE INFORMATION, TEXT, GRAPHICS OR OTHER ITEMS CONTAINED WITHIN THESE MATERIALS. SKYWORKS SHALL NOT BE LIABLE FOR ANY DAMAGES, INCLUDING BUT NOT LIMITED TO ANY SPECIAL, INDIRECT, INCIDENTAL, STATUTORY, OR CONSEQUENTIAL DAMAGES, INCLUDING WITHOUT LIMITATION, LOST REVENUES OR LOST PROFITS THAT MAY RESULT FROM THE USE OF THE MATERIALS OR INFORMATION, WHETHER OR NOT THE RECIPIENT OF MATERIALS HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

Skyworks products are not intended for use in medical, lifesaving or life-sustaining applications, or other equipment in which the failure of the Skyworks products could lead to personal injury, death, physical or environmental damage. Skyworks customers using or selling Skyworks products for use in such applications do so at their own risk and agree to fully indemnify Skyworks for any damages resulting from such improper use or sale.

Customers are responsible for their products and applications using Skyworks products, which may deviate from published specifications as a result of design defects, errors, or operation of products outside of published parameters or design specifications. Customers should include design and operating safeguards to minimize these and other risks. Skyworks assumes no liability for applications assistance, customer product design, or damage to any equipment resulting from the use of Skyworks products outside of Skyworks' published specifications or parameters.

Skyworks, the Skyworks symbol, Sky5 ${ }^{\circledR}$, SkyOne ${ }^{\circledR}$, SkyBlue ${ }^{\text {TM }}$, Skyworks Green ${ }^{\text {™ }}$, Clockbuilder ${ }^{\circledR}$, DSPLL® ${ }^{\oplus}$, ISOmodem ${ }^{\circledR}$, ProSLIC ${ }^{\circledR}$, and SiPHY ${ }^{\circledR}$ are trademarks or registered trademarks of Skyworks Solutions, Inc. or its subsidiaries in the United States and other countries. Third-party brands and names are for identification purposes only and are the property of their respective owners. Additional information, including relevant terms and conditions, posted at www.skyworksinc.com, are incorporated by reference.

