



---

## **Si5214X AND Si5315X SIGNAL INTEGRITY TUNING TO IMPROVE CONNECTIVITY**

---

### **1. Introduction**

In today's high-speed semiconductor technology, interfacing the high-speed components poses a major challenge. The output driver is one of the crucial components for determining device performance and successful interfacing. High-speed systems with tighter timing budgets require high rise and fall times (i.e., faster slew rates, specific skew requirements, and excellent signal quality).

In many high-speed integrated circuit environments, interfacing issues are faced across input-output buffers. In addition, the circuit board layout or traces are likely to add to the interfacing problems. For better performance in the end application, Skyworks Solutions products offers flexibility in adjusting slew rate ( $T_r$ ,  $T_f$ ), skew adjustments, and output impedance selections to improve connectivity on the application board.

Skyworks Solutions' high-speed clocks come with an option to adjust these ac parameters through I<sup>2</sup>C/SMBus connectivity. By using the factory programming methodology of OTP programming, the specific user requirements can be made the default performance at power on. This application note discusses how to fine tune the ac parameters through I<sup>2</sup>C/SMBus for better performance.

### **2. Programming AC Performance Registers**

To alter the ac performance of an output, certain registers corresponding to the output need to be altered. Depending on the signaling type, there are two sets of control registers: single ended control registers and differential control registers. Differential signals have two sets of registers: Register A and Register B. Currently the PCIe products support single ended outputs at default 3.3 V and LVCMOS differential outputs only.


#### **2.1. Slew Rate**

Skyworks Solutions' PCIe clocks allow the user the option of programmable rise/fall times (slew rate) by varying the drive strength of the output buffers. It is possible to control rise times and fall times differently to suit board indiscretions or as per receiving unit's timing budget, which may be a CPU, GPU, PCI-Express controller, chipset or any other device requiring clocking input. For the differential outputs, the slew rate can be adjusted in coarse and fine regulation using Register A[bit 1].


#### **2.2. Skew (for Differential Outputs)**

The PCIe family clocks allow the user to customize the skew on the differential signal to adjust the skew with respect to other clocking signals. Also, the skew parameter on true and complement can be controlled individually to assist with cross point optimization. Unstable or unmatched cross point causes data loss and high common mode energy which induces EMI. The cross point can be balanced using this feature to minimize these imperfections by programming 0 skew between true and complement signals.

## Unbalance Cross point Inducing Common mode Energy



## Balance cross point Without inducing common energy



### 2.3. Output Impedance

The output impedance of load along with the trace may vary from what is expected and result in overshoots and undershoots or ripples in the clock output waveform. These ripples can be minimized by adjusting the output impedance of the particular clock output under consideration. Each clock output has individual impedance and other parameters control independent of other outputs.

### 3. Parameter Control Registers

#### 3.1. Single Ended Control Register

Bit	D7	D6	D5	D4	D3	D2	D1	D0
Name	OP_IMP[1]	OP_IMP[0]	INV	SLEW[1]	SLEW[0]			
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit	Name	Function																																			
7:6	OP_IMP[1:0]	<b>Output Impedance Control.</b> 00: High-Z 01: 50 $\Omega$ 10: 25 $\Omega$ (default) 11: 17 $\Omega$																																			
5	INV	Inverts clock output.																																			
4:3	SLEW[1:0]	<b>Slew Rate Control.</b> <table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th colspan="2"></th> <th>Byte18[7:6] = 11</th> <th>Byte18[7:6] = 10</th> <th>Byte18[7:6] = 01</th> </tr> <tr> <th colspan="2"></th> <th>17 <math>\Omega</math></th> <th>25 <math>\Omega</math></th> <th>50 <math>\Omega</math></th> </tr> <tr> <th>Byte18[4:3]</th> <th>Setting</th> <th>Slew Rate (ns)</th> <th>Slew Rate (ns)</th> <th>Slew Rate (ns)</th> </tr> </thead> <tbody> <tr> <td>00</td> <td>Slowest</td> <td>0.868</td> <td>1.004</td> <td>1.531</td> </tr> <tr> <td>01</td> <td>Slow</td> <td>0.775</td> <td>0.917</td> <td>1.449</td> </tr> <tr> <td>10</td> <td>Fast</td> <td>0.548</td> <td>0.667</td> <td>1.212</td> </tr> <tr> <td>11</td> <td>Fastest</td> <td>0.475</td> <td>0.579</td> <td>1.109</td> </tr> </tbody> </table>			Byte18[7:6] = 11	Byte18[7:6] = 10	Byte18[7:6] = 01			17 $\Omega$	25 $\Omega$	50 $\Omega$	Byte18[4:3]	Setting	Slew Rate (ns)	Slew Rate (ns)	Slew Rate (ns)	00	Slowest	0.868	1.004	1.531	01	Slow	0.775	0.917	1.449	10	Fast	0.548	0.667	1.212	11	Fastest	0.475	0.579	1.109
		Byte18[7:6] = 11	Byte18[7:6] = 10	Byte18[7:6] = 01																																	
		17 $\Omega$	25 $\Omega$	50 $\Omega$																																	
Byte18[4:3]	Setting	Slew Rate (ns)	Slew Rate (ns)	Slew Rate (ns)																																	
00	Slowest	0.868	1.004	1.531																																	
01	Slow	0.775	0.917	1.449																																	
10	Fast	0.548	0.667	1.212																																	
11	Fastest	0.475	0.579	1.109																																	
2:0	Reserved	<b>Note:</b> Do not change these bits while re-writing the register values.																																			

# AN636

## 3.2. Differential Control Registers

### Register A

Bit	D7	D6	D5	D4	D3	D2	D1	D0
<b>Name</b>	DIFF_IMP[1]		FALL_INC[1]	FALL_INC[0]	RISE_INC[1]	RISE_INC[0]	COARSE_ FINE	SKEW_SEL_ COMP
<b>Type</b>	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

### Register B

Bit	D7	D6	D5	D4	D3	D2	D1	D0
<b>Name</b>	DIFF_IMP[0]				SKEW_INC[2]	SKEW_INC[1]	COARSE_ FINE	SKEW_SEL_ TRUE
<b>Type</b>	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit	Bit Name	Description	Function																	
7	DIFF_IMP	Configure differential output impedance	<table border="1"> <thead> <tr> <th>Register A Bit 7</th> <th>Register B Bit 7</th> <th>DIFF_IMP</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>High-Z</td> </tr> <tr> <td>0</td> <td>1</td> <td>50 <math>\Omega</math> (default)</td> </tr> <tr> <td>1</td> <td>0</td> <td>33 <math>\Omega</math></td> </tr> <tr> <td>1</td> <td>1</td> <td>20 <math>\Omega</math></td> </tr> </tbody> </table>	Register A Bit 7	Register B Bit 7	DIFF_IMP	0	0	High-Z	0	1	50 $\Omega$ (default)	1	0	33 $\Omega$	1	1	20 $\Omega$		
Register A Bit 7	Register B Bit 7	DIFF_IMP																		
0	0	High-Z																		
0	1	50 $\Omega$ (default)																		
1	0	33 $\Omega$																		
1	1	20 $\Omega$																		
6	Reserved	Reserved	<table border="1"> <thead> <tr> <th>Register A Bit 6</th> <th>Register B Bit 6</th> <th></th> </tr> </thead> <tbody> <tr> <td>Reserved</td> <td>Reserved</td> <td><b>Note:</b> Do not change these bits while re-writing the register values.</td> </tr> </tbody> </table>	Register A Bit 6	Register B Bit 6		Reserved	Reserved	<b>Note:</b> Do not change these bits while re-writing the register values.											
Register A Bit 6	Register B Bit 6																			
Reserved	Reserved	<b>Note:</b> Do not change these bits while re-writing the register values.																		

Bit	Bit Name	Description	Function																	
5:4	FALL_INC[1:0]	Fall Time Increment	<table border="1"> <thead> <tr> <th>Register A Bit[5:4]</th> <th>Fall time (ps) with Register A Bit 1 = 0</th> <th>Fall time (ps) with Register A Bit 1 = 1</th> </tr> </thead> <tbody> <tr> <td>00</td> <td>Nominal [default]</td> <td>Nominal</td> </tr> <tr> <td>01</td> <td>+40 ps</td> <td>+80 ps</td> </tr> <tr> <td>10</td> <td>+50 ps</td> <td>+140 ps</td> </tr> <tr> <td>11</td> <td>+70 ps</td> <td>+210 ps</td> </tr> </tbody> </table>			Register A Bit[5:4]	Fall time (ps) with Register A Bit 1 = 0	Fall time (ps) with Register A Bit 1 = 1	00	Nominal [default]	Nominal	01	+40 ps	+80 ps	10	+50 ps	+140 ps	11	+70 ps	+210 ps
			Register A Bit[5:4]	Fall time (ps) with Register A Bit 1 = 0	Fall time (ps) with Register A Bit 1 = 1															
00	Nominal [default]	Nominal																		
01	+40 ps	+80 ps																		
10	+50 ps	+140 ps																		
11	+70 ps	+210 ps																		
<table border="1"> <thead> <tr> <th>Register B Bit[5:4]</th> <th></th> </tr> </thead> <tbody> <tr> <td>Reserved</td> <td><b>Note:</b> Do not change these bits while re-writing the register values.</td> </tr> </tbody> </table>			Register B Bit[5:4]		Reserved	<b>Note:</b> Do not change these bits while re-writing the register values.														
Register B Bit[5:4]																				
Reserved	<b>Note:</b> Do not change these bits while re-writing the register values.																			
3:2	RISE_INC[1:0]	Rise Time Increment	<table border="1"> <thead> <tr> <th>Register A Bit[3:2]</th> <th>Rise time (ps) with Register A Bit 1 = 0</th> <th>Rise time (ps) with Register A Bit 1 = 1</th> </tr> </thead> <tbody> <tr> <td>00</td> <td>Nominal [default]</td> <td>Nominal</td> </tr> <tr> <td>01</td> <td>+40 ps</td> <td>+80 ps</td> </tr> <tr> <td>10</td> <td>+50 ps</td> <td>+140 ps</td> </tr> <tr> <td>11</td> <td>+70 ps</td> <td>+210 ps</td> </tr> </tbody> </table>			Register A Bit[3:2]	Rise time (ps) with Register A Bit 1 = 0	Rise time (ps) with Register A Bit 1 = 1	00	Nominal [default]	Nominal	01	+40 ps	+80 ps	10	+50 ps	+140 ps	11	+70 ps	+210 ps
	Register A Bit[3:2]	Rise time (ps) with Register A Bit 1 = 0	Rise time (ps) with Register A Bit 1 = 1																	
00	Nominal [default]	Nominal																		
01	+40 ps	+80 ps																		
10	+50 ps	+140 ps																		
11	+70 ps	+210 ps																		
	SKEW_INC[1:0]	Skew Time Increment	<table border="1"> <thead> <tr> <th>Register B Bit[3:2]</th> <th>Skew (ps) with Register B Bit 1 = 0</th> <th>Skew (ps) with Register B Bit 1 = 1</th> </tr> </thead> <tbody> <tr> <td>00</td> <td>Nominal</td> <td>+ 355 ps</td> </tr> <tr> <td>01</td> <td>+ 20 ps</td> <td>+ 415 ps</td> </tr> <tr> <td>10</td> <td>+ 50 ps</td> <td>+ 510 ps</td> </tr> <tr> <td>11</td> <td>+ 70 ps</td> <td>+ 575 ps</td> </tr> </tbody> </table>			Register B Bit[3:2]	Skew (ps) with Register B Bit 1 = 0	Skew (ps) with Register B Bit 1 = 1	00	Nominal	+ 355 ps	01	+ 20 ps	+ 415 ps	10	+ 50 ps	+ 510 ps	11	+ 70 ps	+ 575 ps
Register B Bit[3:2]	Skew (ps) with Register B Bit 1 = 0	Skew (ps) with Register B Bit 1 = 1																		
00	Nominal	+ 355 ps																		
01	+ 20 ps	+ 415 ps																		
10	+ 50 ps	+ 510 ps																		
11	+ 70 ps	+ 575 ps																		

# AN636

Bit	Bit Name	Description	Function												
1	COARSE_FINE	Set slew rate setting to be coarse or fine setting	<table border="1"> <thead> <tr> <th>Register A Bit[5:4]</th> <th>Slew Rate Setting</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>Coarse slew rate adjust</td> </tr> <tr> <td>1</td> <td>Fine slew rate adjust</td> </tr> </tbody> </table> <table border="1"> <thead> <tr> <th>Register B Bit 1</th> <th>Skew Rate Setting</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>Fine skew adjust</td> </tr> <tr> <td>1</td> <td>Coarse skew adjust</td> </tr> </tbody> </table>	Register A Bit[5:4]	Slew Rate Setting	0	Coarse slew rate adjust	1	Fine slew rate adjust	Register B Bit 1	Skew Rate Setting	0	Fine skew adjust	1	Coarse skew adjust
Register A Bit[5:4]	Slew Rate Setting														
0	Coarse slew rate adjust														
1	Fine slew rate adjust														
Register B Bit 1	Skew Rate Setting														
0	Fine skew adjust														
1	Coarse skew adjust														
0	SKEW_SEL	Set skew setting as per Register B[3:2] on True and Complement outputs	<table border="1"> <thead> <tr> <th>Register A Bit 0</th> <th>SKEW_SEL_COMP</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>No skew added on Complement output</td> </tr> <tr> <td>1</td> <td>Add skew on Complement output as per setting in Register B[3:2]</td> </tr> </tbody> </table> <table border="1"> <thead> <tr> <th>Register B Bit 0</th> <th>SKEW_SEL_TRUE</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>No skew added on True output</td> </tr> <tr> <td>1</td> <td>Add skew on True output as per setting in Register B[3:2]</td> </tr> </tbody> </table>	Register A Bit 0	SKEW_SEL_COMP	0	No skew added on Complement output	1	Add skew on Complement output as per setting in Register B[3:2]	Register B Bit 0	SKEW_SEL_TRUE	0	No skew added on True output	1	Add skew on True output as per setting in Register B[3:2]
Register A Bit 0	SKEW_SEL_COMP														
0	No skew added on Complement output														
1	Add skew on Complement output as per setting in Register B[3:2]														
Register B Bit 0	SKEW_SEL_TRUE														
0	No skew added on True output														
1	Add skew on True output as per setting in Register B[3:2]														

## 4. Procedure to Vary AC Performance through I<sup>2</sup>C Bus

1. Power on the device and connect the output under test and I<sup>2</sup>C communication through appropriate software like iPort Commlink.
2. Set the communication address to device address (usually D2'h). Make sure I<sup>2</sup>C connections are communicating by reading back the registers starting from Register 0 and compare with data sheet defaults.
3. Increase Register count to access beyond register 8 (for block read/write operation) by writing Register 4 to 80H.
4. Write Byte 63 (Byte 3F'h) to 01'h to access AC Performance Control page of the respective outputs through I<sup>2</sup>C.
5. Select appropriate output or byte number to access from "Output-to-Register mapping" table. Read back the content of selected register/registers. Note that the Single ended outputs have single control register and Differential outputs have two control registers.
6. Modify only the bits for altering the ac performance of the output from Control Registers. Write back the new register value to the same register number without altering the reserved bits in the register.
7. Monitor the change in parameter.
8. Note that power cycling the device in between from steps a to g will reset the parameter to default state and the procedure needs to be started from step 1.
9. Finally, the user must write Byte 63 (Byte 3F'h) to 00'h to return to "Core" segment page of the Control Registers. Otherwise, the addressed location remains in AC Performance Control block and for further updates the changes do not take affect.

## 5. Output to Register Mapping Tables

### 5.1. Si52142 Output-to-Register Mapping

Si52143 Pin#	Output Description	Differential Output Control		Single Ended Output Control
		Register A	Register B	
2	REF	—	—	18
13	DIFF0	51	52	—
14	$\overline{\text{DIFF0}}$			—
15	DIFF1	53	54	—
16	$\overline{\text{DIFF1}}$			—

### 5.2. Si52143 Output-to-Register Mapping

Si52143 Pin#	Output Description	Differential Output Control		Single Ended Output Control
		Register A	Register B	
2	REF	—	—	18
8	DIFF0	43	44	—
9	$\overline{\text{DIFF0}}$			—
10	DIFF1	49	50	—
11	$\overline{\text{DIFF1}}$			—
13	DIFF2	51	52	—
14	$\overline{\text{DIFF2}}$			—
15	DIFF3	53	54	—
16	$\overline{\text{DIFF3}}$			—



### 5.3. Si52144 & Si53154 Output-to-Register Mapping

Si52144/ Si53154 Pin#	Output Description	Differential Output Control	
		Register A	Register B
8	DIFF0	43	44
9	$\overline{\text{DIFF0}}$		
10	DIFF1	49	50
11	$\overline{\text{DIFF1}}$		
13	$\overline{\overline{\text{DIFF2}}}$	51	52
14	DIFF2		
15	$\overline{\overline{\text{DIFF3}}}$	53	54
16	DIFF3		

### 5.4. Si52146 & Si53156 Output-to-Register Mapping

Si52147/Si53159 Pin#	Output Description	Differential Output Control	
		Register A	Register B
9	DIFF0	37	38
10	$\overline{\text{DIFF0}}$		
11	DIFF1	43	44
12	$\overline{\text{DIFF1}}$		
14	DIFF2	49	50
15	$\overline{\text{DIFF2}}$		
17	$\overline{\overline{\text{DIFF3}}}$	51	52
18	DIFF3		
19	$\overline{\overline{\text{DIFF4}}}$	53	54
20	DIFF4		
22	$\overline{\overline{\text{DIFF5}}}$	59	60
23	DIFF5		

# AN636

---

## 5.5. Si52147 & Si53159 Output-to-Register Mapping

Si52147/Si53159 Pin#	Output Description	Differential Output Control	
		Register A	Register B
14	DIFF0	37	38
15	$\overline{\text{DIFF0}}$		
17	DIFF1	43	44
18	$\overline{\text{DIFF1}}$		
19	DIFF2	45	46
20	$\overline{\text{DIFF2}}$		
21	DIFF3	49	50
22	$\overline{\text{DIFF3}}$		
25	$\overline{\text{DIFF4}}$	51	52
26	DIFF4		
27	$\overline{\text{DIFF5}}$	53	54
28	DIFF5		
30	$\overline{\text{DIFF6}}$	59	60
31	DIFF6		
32	$\overline{\text{DIFF7}}$	61	62
33	DIFF7		
35	$\overline{\text{DIFF8}}$	67	68
36	DIFF8		

**NOTES:**



# SKYWORKS®

## ClockBuilder Pro

Customize Skyworks clock generators, jitter attenuators and network synchronizers with a single tool. With CBPro you can control evaluation boards, access documentation, request a custom part number, export for in-system programming and more!

[www.skyworksinc.com/CBPro](http://www.skyworksinc.com/CBPro)



**Portfolio**

[www.skyworksinc.com/ia/timing](http://www.skyworksinc.com/ia/timing)



**SW/HW**

[www.skyworksinc.com/CBPro](http://www.skyworksinc.com/CBPro)



**Quality**

[www.skyworksinc.com/quality](http://www.skyworksinc.com/quality)



**Support & Resources**

[www.skyworksinc.com/support](http://www.skyworksinc.com/support)

### Copyright © 2021 Skyworks Solutions, Inc. All Rights Reserved.

Information in this document is provided in connection with Skyworks Solutions, Inc. ("Skyworks") products or services. These materials, including the information contained herein, are provided by Skyworks as a service to its customers and may be used for informational purposes only by the customer. Skyworks assumes no responsibility for errors or omissions in these materials or the information contained herein. Skyworks may change its documentation, products, services, specifications or product descriptions at any time, without notice. Skyworks makes no commitment to update the materials or information and shall have no responsibility whatsoever for conflicts, incompatibilities, or other difficulties arising from any future changes.

No license, whether express, implied, by estoppel or otherwise, is granted to any intellectual property rights by this document. Skyworks assumes no liability for any materials, products or information provided hereunder, including the sale, distribution, reproduction or use of Skyworks products, information or materials, except as may be provided in Skyworks' Terms and Conditions of Sale.

THE MATERIALS, PRODUCTS AND INFORMATION ARE PROVIDED "AS IS" WITHOUT WARRANTY OF ANY KIND, WHETHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, INCLUDING FITNESS FOR A PARTICULAR PURPOSE OR USE, MERCHANTABILITY, PERFORMANCE, QUALITY OR NON-INFRINGEMENT OF ANY INTELLECTUAL PROPERTY RIGHT; ALL SUCH WARRANTIES ARE HEREBY EXPRESSLY DISCLAIMED. SKYWOKS DOES NOT WARRANT THE ACCURACY OR COMPLETENESS OF THE INFORMATION, TEXT, GRAPHICS OR OTHER ITEMS CONTAINED WITHIN THESE MATERIALS. SKYWOKS SHALL NOT BE LIABLE FOR ANY DAMAGES, INCLUDING BUT NOT LIMITED TO ANY SPECIAL, INDIRECT, INCIDENTAL, STATUTORY, OR CONSEQUENTIAL DAMAGES, INCLUDING WITHOUT LIMITATION, LOST REVENUES OR LOST PROFITS THAT MAY RESULT FROM THE USE OF THE MATERIALS OR INFORMATION, WHETHER OR NOT THE RECIPIENT OF MATERIALS HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

Skyworks products are not intended for use in medical, lifesaving or life-sustaining applications, or other equipment in which the failure of the Skyworks products could lead to personal injury, death, physical or environmental damage. Skyworks customers using or selling Skyworks products for use in such applications do so at their own risk and agree to fully indemnify Skyworks for any damages resulting from such improper use or sale.

Customers are responsible for their products and applications using Skyworks products, which may deviate from published specifications as a result of design defects, errors, or operation of products outside of published parameters or design specifications. Customers should include design and operating safeguards to minimize these and other risks. Skyworks assumes no liability for applications assistance, customer product design, or damage to any equipment resulting from the use of Skyworks products outside of Skyworks' published specifications or parameters.

Skyworks, the Skyworks symbol, Sky5®, SkyOne®, SkyBlue™, Skyworks Green™, Clockbuilder®, DSPLL®, ISOModem®, ProSLIC®, and SiPHY® are trademarks or registered trademarks of Skyworks Solutions, Inc. or its subsidiaries in the United States and other countries. Third-party brands and names are for identification purposes only and are the property of their respective owners. Additional information, including relevant terms and conditions, posted at [www.skyworksinc.com](http://www.skyworksinc.com), are incorporated by reference.

Skyworks Solutions, Inc. | Nasdaq: SWKS | [sales@skyworksinc.com](mailto:sales@skyworksinc.com) | [www.skyworksinc.com](http://www.skyworksinc.com)

USA: 781-376-3000 | Asia: 886-2-2735 0399 | Europe: 33 (0)1 43548540 |    