

AN947: Implementing Zero Delay Mode Using the Si5340/41/42/44/45/80

A zero delay clock generator or buffer is one whose outputs are edge-aligned with a reference clock. This should not be confused with phase-lock, as phase-lock refers to two clocks that are on average aligned in phase with some (often unknown) initial phase offset. A zero delay clock, on the other hand, has no or minimal initial phase offset.

Applications of the Si5340/41/42/44/45/80 zero delay feature exist in many synchronous systems, such as SONET/SDH networks, synchronous Ethernet, PCIe and other high-speed interconnects, and any application requiring known and predictable delay between a reference and one or more output clocks.

KEY FEATURES

- Zero delay removes (minimizes) input-tooutput propagation delays to produce outputs phase-aligned to the input clocks for applications requiring minimal, known, and/or predictable delays
- Supported on Si5340/41/42/44/45 and Si5380
- Easy to set up using ClockBuilder Pro

AN947: Implementing Zero Delay Mode Using the Si5340/41/42/44/45/80 • Introduction

1. Introduction

A fan-out buffer is used in timing applications that require multiple copies of a clock signal to be distributed. To choose the right fan-out buffer for your timing applications, it is helpful to understand additive phase jitter specifications when comparing product data sheet specifications.

AN947: Implementing Zero Delay Mode Using the Si5340/41/42/44/45/80 • Theory of Operation

2. Theory of Operation

The figure below shows a high-level block diagram of the Si5342/44/45 devices. The PLL works to zero out steady-state phase error between the two inputs of its phase detector (PD), a reference clock input and a feedback input. This is not very useful in terms of input-to-output edge alignment; any edge alignment information is lost due to the fixed and variable delays in the feedback M divider, output Multisynth and R dividers, and the input P divider.



Figure 2.1. Si5342/44/45 in Standard PLL Mode

AN947: Implementing Zero Delay Mode Using the Si5340/41/42/44/45/80 • Theory of Operation

If we replace the feedback input of the PD with one of the output clocks, as shown in the figure below, we can edge align all related outputs with the input clocks. Note that edge alignment occurs at the PD input. Care was taken in the design of the Si534x/8x family to match propagation delays between multiple input paths and output dividers. This allows multiple outputs to be zero delay with respect to any one of the inputs.



Figure 2.2. Si5345 Zero Delay Mode Set-up

3. Setup

Any of the Si5340/41/42*/44*/45/80 devices can be configured for zero delay mode using Clock Builder Pro. The output closest to the IN3/FBIN pins (OUT2, OUT3, or OUT9 depending on the device variant) must be tied to IN3/FBIN. Care must be taken in layout to minimize trace length and any exposure to noise sources on the PCB.

Note: Zero delay mode is not available on the Si5342H/44H.

3.1 Setting up zero delay mode using ClockBuilder Pro

In the Zero Delay Mode tab of the ClockBuilder Pro wizard check *Enable Zero Delay Mode*. Leave external feedback output selection to its default value.



Figure 3.1. ClockBuilder Pro Wizard--Zero Delay Step

This will block out IN3 as an input clock. Note that automatic input clock switching is not available if there are multiple input clocks and zero delay mode is enabled. One of the manual input clock selections must be used, registers or pins (see the figure below).



Figure 3.2. ClockBuilder Pro Wizard--Define Input Clocks Step

AN947: Implementing Zero Delay Mode Using the Si5340/41/42/44/45/80 • Setup

In the Define Output Frequencies Step, the Clockbuilder Pro frequency planning algorithm will attempt to derive all related frequencies from the N0/ZDM Multisynth divider. This will ensure edge alignment for integer-related frequencies such as 19.44 MHz and 155.52 MHz as shown in the figure below. Zero-delayed outputs can also be explicitly selected by using the N divider/DCO/ZDM pull-down selection.

Output	Mode	Frequency	N Divider / DCO / ZDM		լնի	
OUTO	Enabled	19.44 MHz	Auto	⊘	osc	
OUT1	Enabled	19.44 MHz	Auto	፼	Ţ	
OUT2	Enabled	155.52 MHz	Auto	⊘	→ psp	1.510
OUT3	Enabled	155.52 MHz	Auto	፼		
OUT4	Unused	N/A	N/A		, to the second	
OUT5	Enabled	100 MHz	Auto	፼	vidors →	
OUT6	Enabled	133.3333333333333333 MHz [133 + 1/3 MHz]	Auto	⊘	° P ₂ →	
0077	Enabled	25 MHz	Auto	⊘	i à →	11530
OUT8	Unused	N/A	N/A	1		
OUT9	ZDM	ZDM (19.44 MHz)	N0 (ZDM)	፼		

Figure 3.3. ClockBuilder Pro Wizard--Define Output Frequencies Step

3.2 Zero Delay Mode Registers

3.2.1 Si5340/41 Zero Delay Mode Registers

Reg Address	Bit Field	Туре	Setting Name	Description	
0x091C	2:0	R/W	ZDM_EN	3=Zero delay mode	
				4=Normal mode	
				All other values must not be writ- ten.	
0x0021	0	R/W	IN_SEL_REGCTRL	0: pin controlled clock selection	
				1: register controlled clock selec- tion	
0x0140[3:0]	3:0	R/W	OUTX_ALWAYS_ON	0x100: Si5340 (OUT3)	
0x0139[3:0]	7:0			0x800: Si5341 (OUT9)	
				Output tied to IN3/FBIN must be configured to always on.	

Table 3.1. Si5340/41 Zero Delay Mode Registers

3.2.2 Si5342/44/45/80 Zero Delay Mode Registers

Reg Address	Bit Field	Туре	Setting Name	Description
0x0140	3:0	R/W	OUTX_ALWAYS_ON	0x10: Si5342 (OUT2)
0x0139	7:0			0x100: Si5344 (OUT3)
				0x800: Si3545/80
				Output tied to IN3/FBIN must be configured to always on.
0x0487	0	R/W	ZDM_EN	0: Disable zero delay mode.
				1: Enable zero delay mode.
0x0487	2:1	R/W	ZDM_IN_SEL	When zero delay is enabled, this register parameter selects the input clock in manual register controlled mode. Ignore if device set up in pin controlled mode.
				0: IN0
				1: IN1
				2: IN2
				3: A register value of 3 is not al- lowed.
0x052A	0	R/W	IN_SEL_REGCTRL	0: pin controlled clock
				1: register controlled clock selec- tion

Table 3.2. Si5342/44/45/80 Zero Delay Mode Registers

When ZDM_EN is high the IN_SEL register bits become unused. Instead ZDM_IN_SEL register bits must be used. If ZDM_EN and IN_SEL_REGCTRL are both high, clock selection is pin-controlled and neither IN_SEL or ZDM_IN_SEL are used.

SKYWORKS

ClockBuilder Pro

Customize Skyworks clock generators, jitter attenuators and network synchronizers with a single tool. With CBPro you can control evaluation boards, access documentation, request a custom part number, export for in-system programming and more!

www.skyworksinc.com/CBPro



C

Portfolio www.skyworksinc.com/ia/timing

www.skyworksinc.com/CBPro



Quality www.skyworksinc.com/quality



Support & Resources www.skyworksinc.com/support

Copyright © 2021 Skyworks Solutions, Inc. All Rights Reserved.

Information in this document is provided in connection with Skyworks Solutions, Inc. ("Skyworks") products or services. These materials, including the information contained herein, are provided by Skyworks as a service to its customers and may be used for informational purposes only by the customer. Skyworks assumes no responsibility for errors or omissions in these materials or the information contained herein. Skyworks may change its documentation, products, services, specifications or product descriptions at any time, without notice. Skyworks makes no commitment to update the materials or information and shall have no responsibility whatsoever for conflicts, incompatibilities, or other difficulties arising from any future changes.

No license, whether express, implied, by estoppel or otherwise, is granted to any intellectual property rights by this document. Skyworks assumes no liability for any materials, products or information provided hereunder, including the sale, distribution, reproduction or use of Skyworks products, information or materials, except as may be provided in Skyworks' Terms and Conditions of Sale.

THE MATERIALS, PRODUCTS AND INFORMATION ARE PROVIDED "AS IS" WITHOUT WARRANTY OF ANY KIND, WHETHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, INCLUDING FITNESS FOR A PARTICULAR PURPOSE OR USE, MERCHANTABILITY, PERFORMANCE, QUALITY OR NON-INFRINGEMENT OF ANY INTELLECTUAL PROPERTY RIGHT; ALL SUCH WARRANTIES ARE HEREBY EXPRESSLY DISCLAIMED. SKYWORKS DOES NOT WARRANT THE ACCURACY OR COMPLETENESS OF THE INFORMATION, TEXT, GRAPHICS OR OTHER ITEMS CONTAINED WITHIN THESE MATERIALS. SKYWORKS SHALL NOT BE LIABLE FOR ANY DAMAGES, INCLUDING BUT NOT LIMITED TO ANY SPECIAL, INDIRECT, INCIDENTAL, STATUTORY, OR CONSEQUENTIAL DAMAGES, INCLUDING WITHOUT LIMITATION, LOST REVENUES OR LOST PROFITS THAT MAY RESULT FROM THE USE OF THE MATERIALS OR INFORMATION, WHETHER OR NOT THE RECIPIENT OF MATERIALS HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

Skyworks products are not intended for use in medical, lifesaving or life-sustaining applications, or other equipment in which the failure of the Skyworks products could lead to personal injury, death, physical or environmental damage. Skyworks customers using or selling Skyworks products for use in such applications do so at their own risk and agree to fully indemnify Skyworks for any damages resulting from such improper use or sale.

Customers are responsible for their products and applications using Skyworks products, which may deviate from published specifications as a result of design defects, errors, or operation of products outside of published parameters or design specifications. Customers should include design and operating safeguards to minimize these and other risks. Skyworks assumes no liability for applications assistance, customer product design, or damage to any equipment resulting from the use of Skyworks products outside of Skyworks' published specifications or parameters.

Skyworks, the Skyworks symbol, Sky5[®], SkyOne[®], SkyBlue[™], Skyworks Green[™], Clockbuilder[®], DSPLL[®], ISOmodem[®], ProSLIC[®], and SiPHY[®] are trademarks or registered trademarks of Skyworks Solutions, Inc. or its subsidiaries in the United States and other countries. Third-party brands and names are for identification purposes only and are the property of their respective owners. Additional information, including relevant terms and conditions, posted at www.skyworksinc.com, are incorporated by reference.

